TOMIYASU Hiroshi 冨安洋史

… Alternative Names

冨安洋史トミヤスヒロシ

Less

Researcher Number	50284550
Other IDs
External Links
Affiliation (Current)	2025: 筑波大学, システム情報系, 講師
Affiliation (based on the past Project Information) *help	2011 – 2012: 筑波大学, システム情報系, 講師 2010: 筑波大学, 大学院・システム情報工学研究科, 講師 2004 – 2005: 筑波大学, 大学院・システム情報工学研究科, 講師 2003: 筑波大学, 電子・情報工学系, 講師 2000: Grad. School of Infor. Sci. Elect. Eng., KYUSHU UNIVERSITY Associate Professor, 大学院・システム情報科学研究院, 助手 1996 – 1999: Kyushu University Department of Intelligent Systems, 大学院・システム情報科学研究科, 助手
Review Section/Research Field	Principal Investigator Intelligent informatics Except Principal Investigator Computer system/Network / Intelligent informatics / 計算機科学 / 情報システム学(含情報図書館学)
Keywords	Principal Investigator 電子デバイス・機器 / 計算機アーキテクチャ / 情報工学 / FPGA応用 / ハードウェア化 / アルゴリズム / 探索問題 / 知能機械 / アーキテクチャ / 計算機システム … More Except Principal Investigator … More KODAMA / WWW / マルチエージェント / 細粒度マルチスレッド処理 / 実時間処理 / 並列処理 / O / I / データフロー / processor architecture / network processing / media processing / specification / design and evaluation aids / realtime processing / data-driven / ubiquitous networking / プロセッサアーキテクチャ / ネットワーク処理 / メディア処理 / 仕様記述 / 設計・評価支援 / データ駆動 / ユビキタスネットワーキング / personal assistant / dialogue system / the Internet processing / parallel and distributed / multi agent / parallel processing / AAOSA / ユーザ支援 / 秘書システム / インターネット / 対話システム / 並列分散 / 情報検索 / Constraints Programming / Theorem Proving / Dataflow Computation Model / Parallel Prolog / Multithreading / Parallel Processing Language / Parallel Machine Architecture / 並列化コンパイラ / 超並列マシン / 宣言型並列言語 / 制約プログラミング / 定理証明 / データフロー計算モデル / 並列論理型言語 / 並列処理言語 / 並列処理計算機アーキテクチャ / image processing / Video / dataflow / fine grain parallel processing / multi-thread / massively parallel / multi-media / 細粒度スレッド処理 / 並列I / 並列オブジェクト指向 / 並列言語 / 画像処理 / 関数型言語 / マルチスレッド / 細粒度並列処理 / 超並列計算機 / マルチメディア Less

A Hardware Acceleration of Evaluation Function for ShogiPrincipal Investigator
- Principal Investigator
  
  TOMIYASU Hiroshi
- Project Period (FY)
  2010 – 2012
- Research Category
  
  Grant-in-Aid for Scientific Research (C)
- Research Field
  
  Intelligent informatics
- Research Institution
  University of Tsukuba
Research on Design and Evaluation Environment for Ubiquitous Networking Oriented Data-Driven Realtime Execution Systems
- Principal Investigator
  
  NISHIKAWA Hiroaki
- Project Period (FY)
  2003 – 2005
- Research Category
  
  Grant-in-Aid for Scientific Research (B)
- Research Field
  
  Computer system/Network
- Research Institution
  University of Tsukuba
Research for Developing a Personal Assistant System based on Multi-Agent Model
- Principal Investigator
  
  AMAMIYA Makoto
- Project Period (FY)
  1998 – 2000
- Research Category
  
  Grant-in-Aid for Scientific Research (B).
- Research Field
  
  Intelligent informatics
- Research Institution
  KYUSHU UNIVERSITY
Massively Parallel Computer and Declarative Language
- Principal Investigator
  
  AMAMIYA Makoto
- Project Period (FY)
  1997 – 1998
- Research Category
  
  Grant-in-Aid for international Scientific Research
- Research Field
  
  計算機科学
- Research Institution
  KYUSHU UNIVERCITY
マルチメディア指向超並列マシンアーキテクチャーとそのソフトウェア実用化の研究
- Principal Investigator
  
  AMAMIYA Makoto
- Project Period (FY)
  1994 – 1996
- Research Category
  
  Grant-in-Aid for Scientific Research (A)
- Research Field
  
  情報システム学(含情報図書館学)
- Research Institution
  KYUSHU UNIVERSITY

All 2005 2004 2003

All Journal Article

[Journal Article] データ駆動・制御駆動スレッドを同時・多重処理するプロセッサCUE-v2のLSI試作2005
- Author(s)
  伊藤伸也, 野本祥平, 冨安洋史, 西川博昭
- Journal Title
  
  電子情報通信学会論文誌D-1 J88-D-1巻,2号
  
  Pages: 113-124
- NAID
  110003203304
- Description
  「研究成果報告書概要(和文)」より
- Data Source
  KAKENHI-PROJECT-15300012
[Journal Article] データ駆動・制御駆動スレッドを同時・多重処理するプロセッサCUE-v2のLSI試作2005
- Author(s)
  伊藤伸也, 野本祥平, 冨安洋史, 西川博昭
- Journal Title
  
  電子情報通信学会論文誌 J88-D-I・2
  
  Pages: 113-124
- NAID
  110003203304
- Data Source
  KAKENHI-PROJECT-15300012
[Journal Article] LSI Implementation of the CUE-v2 Processor Simultaneously Processing Data-Driven and Control-Driven Threads2005
- Author(s)
  Shinya ITO, Shouhei NOMOTO, Hiroshi TOMIYASU, Hiroaki NISHIKAWA
- Journal Title
  
  The IEICE Transactions on Information and Systems, (Japanese Edition) Vol.J88-D-I, No.2
  
  Pages: 113-124
- NAID
  110003203304
- Description
  「研究成果報告書概要(欧文)」より
- Data Source
  KAKENHI-PROJECT-15300012
[Journal Article] The Microarchitecture of the CUE-v2 Processor : Enabling the Simultaneous Processing of Dataflow and Control-Flow Threads2004
- Author(s)
  S.Ito, S.Nomoto, H.Tomiyasu, H.Nishikawa
- Journal Title
  
  Proceedings of the 2004 International Conference on Parallel and Distributed Processing Techniques and Applications
  
  Pages: 525-531
- Description
  「研究成果報告書概要(和文)」より
- Data Source
  KAKENHI-PROJECT-15300012
[Journal Article] The Microarchitecture of the CUE-v2 Processor : Enabling the Simultaneous Processing of Dataflow and Control-Flow Threads2004
- Author(s)
  Shinya ITO, Shouhei NOMOTO, Hiroshi TOMIYASU, Hiroaki NISHIKAWA
- Journal Title
  
  Proceedings of the 2004 International Conference on Parallel and Distributed Processing Techniques and Applications
  
  Pages: 525-531
- Description
  「研究成果報告書概要(欧文)」より
- Data Source
  KAKENHI-PROJECT-15300012
[Journal Article] 逐次処理部のボトルネック軽減と多重処理性能の維持を可能とするデータ駆動プロセッサ2004
- Author(s)
  榑林亮介, 伊藤伸也, 高橋徹, 冨安洋史, 西川博昭
- Journal Title
  
  電子情報通信学会論文誌D-1 J87-D-1巻,1号
  
  Pages: 22-34
- NAID
  110003171276
- Description
  「研究成果報告書概要(和文)」より
- Data Source
  KAKENHI-PROJECT-15300012
[Journal Article] A Date-Driven Processor for Alleviating Bottlenecks of Sequential Programs and Maintaining Multiprocessing Capability2004
- Author(s)
  Ryosuke KUREBAYASHI, Shinya ITO, Toru TAKAHASHI, Hiroshi TOMIYASU, Hiroaki NISHIKAWA
- Journal Title
  
  The IEICE Transactions on Information and Systems, (Japanese Edition) Vol.J87-D-I, No.1
  
  Pages: 22-34
- Description
  「研究成果報告書概要(欧文)」より
- Data Source
  KAKENHI-PROJECT-15300012
[Journal Article] A Processor Architecture for Simultaneously Processing Dataflow and Control-Flow Threads2003
- Author(s)
  S.Ito, R.Kurebayashi, H.Tomiyasu, H.Nishikawa
- Journal Title
  
  Proceedings of the 15th IASTED International Conference on Parallel and Distributed Computing and Systems
  
  Pages: 339-344
- Description
  「研究成果報告書概要(和文)」より
- Data Source
  KAKENHI-PROJECT-15300012
[Journal Article] A Processor Architecture for Simultaneously Processing Dataflow and Control-Flow Threads2003
- Author(s)
  Shinya ITO, Ryosuke KUREBAYASHI, Hiroshi TOMIYASU, Hiroaki NISHIKAWA
- Journal Title
  
  Proceedings of the 15^<th> IASTED International Conference on Parallel and Distributed Computing and Systems
  
  Pages: 339-344
- Description
  「研究成果報告書概要(欧文)」より
- Data Source
  KAKENHI-PROJECT-15300012

1. AMAMIYA Makoto (90202697)

# of Collaborated Projects: 3 results

# of Collaborated Products: 0 results
2. KUSAKABE Shigeru (70234416)

# of Collaborated Projects: 3 results

# of Collaborated Products: 0 results
3. MINE Tunenori (30243851)

# of Collaborated Projects: 2 results

# of Collaborated Products: 0 results
4. TANIGUCHI Rin-ichiro (20136550)

# of Collaborated Projects: 2 results

# of Collaborated Products: 0 results
5. MAKINOUCHI Akifumi (30221576)

# of Collaborated Projects: 1 results

# of Collaborated Products: 0 results
6. FUJITA Hiroshi (70284552)

# of Collaborated Projects: 1 results

# of Collaborated Products: 0 results
7. HASEGAWA Ryuzo (20274483)

# of Collaborated Projects: 1 results

# of Collaborated Products: 0 results
8. KOSHIMURA Miyuki (30274492)

# of Collaborated Projects: 1 results

# of Collaborated Products: 0 results
9. SUGANUMA Akira (70235852)

# of Collaborated Projects: 1 results

# of Collaborated Products: 0 results
10. NISHIKAWA Hiroaki (60180593)

# of Collaborated Projects: 1 results

# of Collaborated Products: 9 results
11. 中藤哲也 (20253502)

# of Collaborated Projects: 1 results

# of Collaborated Products: 0 results
12. 鶴田直之 (60227478)

# of Collaborated Projects: 1 results

# of Collaborated Products: 0 results

TOMIYASU Hiroshi 冨安 洋史

冨安 洋史 トミヤス ヒロシ

Research Projects

Research Products

Co-Researchers

A Hardware Acceleration of Evaluation Function for ShogiPrincipal Investigator

Principal Investigator

Project Period (FY)

Research Category

Research Field

Research Institution

Research on Design and Evaluation Environment for Ubiquitous Networking Oriented Data-Driven Realtime Execution Systems

Principal Investigator

Project Period (FY)

Research Category

Research Field

Research Institution

Research for Developing a Personal Assistant System based on Multi-Agent Model

Principal Investigator

Project Period (FY)

Research Category

Research Field

Research Institution

Massively Parallel Computer and Declarative Language

Principal Investigator

Project Period (FY)

Research Category

Research Field

Research Institution

マルチメディア指向超並列マシンアーキテクチャーとそのソフトウェア実用化の研究

Principal Investigator

Project Period (FY)

Research Category

Research Field

Research Institution

[Journal Article] データ駆動・制御駆動スレッドを同時・多重処理するプロセッサCUE-v2のLSI試作2005

Author(s)

Journal Title

NAID

Description

Data Source

[Journal Article] データ駆動・制御駆動スレッドを同時・多重処理するプロセッサCUE-v2のLSI試作2005

Author(s)

Journal Title

NAID

Data Source

[Journal Article] LSI Implementation of the CUE-v2 Processor Simultaneously Processing Data-Driven and Control-Driven Threads2005

Author(s)

Journal Title

NAID

Description

Data Source

[Journal Article] The Microarchitecture of the CUE-v2 Processor : Enabling the Simultaneous Processing of Dataflow and Control-Flow Threads2004

Author(s)

Journal Title

Description

Data Source

[Journal Article] The Microarchitecture of the CUE-v2 Processor : Enabling the Simultaneous Processing of Dataflow and Control-Flow Threads2004

Author(s)

Journal Title

Description

Data Source

[Journal Article] 逐次処理部のボトルネック軽減と多重処理性能の維持を可能とするデータ駆動プロセッサ2004

Author(s)

Journal Title

NAID

Description

Data Source

[Journal Article] A Date-Driven Processor for Alleviating Bottlenecks of Sequential Programs and Maintaining Multiprocessing Capability2004

Author(s)

Journal Title

Description

Data Source

[Journal Article] A Processor Architecture for Simultaneously Processing Dataflow and Control-Flow Threads2003

Author(s)

Journal Title

Description

Data Source

[Journal Article] A Processor Architecture for Simultaneously Processing Dataflow and Control-Flow Threads2003

Author(s)

TOMIYASU Hiroshi 冨安洋史

冨安洋史トミヤスヒロシ