AMANO Hideharu 天野英晴

… Alternative Names

天野英晴

Less

Researcher Number	60175932
Other IDs
External Links
Affiliation (based on the past Project Information) *help	2016 – 2022: 慶應義塾大学, 理工学部(矢上), 教授 2013 – 2015: 慶應義塾大学, 理工学部, 教授 2009 – 2011: Keio University, 理工学部, 教授 2003 – 2006: 慶應義塾大学, 理工学部, 教授 1994 – 1998: 慶應義塾大学, 理工学部, 助教授 … More 1995: 慶應義塾大学, 理工学部・電気工学科, 助教授 1994 – 1995: 慶応義塾大学, 理工学部, 助教授 1992 – 1993: 慶應義塾大学, 理工学部, 専任講師 1986 – 1988: 慶應義塾大学, 理工学部, 助手 Less
Review Section/Research Field	Principal Investigator Computer system/Network / Basic Section 60040:Computer system-related / 計算機科学 / Computer system / 情報通信工学 Except Principal Investigator Computer system / 計算機科学 / Medium-sized Section 60:Information science, computer engineering, and related fields / Basic Section 60040:Computer system-related / Basic Section 60090:High performance computing-related / Electron device/Electronic equipment / 計算機工学
Keywords	Principal Investigator Network on Chip / Virtual Hardware / Reconfigurable System / コンピュータアーキテクチャ / 相互結合網 / System In Package技術 / ワイヤレスチップ間通信 / チップ積層 / 計算機システム / チップ間ワイヤレス通信 … More / 三次元積層技術 / Multicontext reconfigurable devices / Dynamic reconfiguration / Multicontext Device / Dynamic Reconfigurable Processor / Dynamic Adaptive Hardware / Multicontext Reconfigurable Devices / Multicontext Devices / Network On Chip / Dynamic Reconfiguration / Multicontext device / Dvnamic Reconfiguration / MIN (Multistage Interconnection Network) / Cache / Interconnection Network / Parallel Computers / 多段結合網 / 多段接続網 / キャッシュ / 並列計算機 / 低電力アーキテクチャ / ヘテロジーニアスマルチコアプロセッサ / チップ間誘導結合 / 計算機アーキテクチャ / 情報工学 / 性能、電力自動調整 / System In Package / 熱解析 / 電力制御 / チップ間ネットワーク / チップ間接続技術 / CFD / 計算流体動力学シミュレーション / アクセラレータ / 計算流体動力学 / リコンフィギャラブルシステム / マルチステージインタコネクションネットワーク / 並列アプリケーション / スケジューリング / 同期機構 / 性能評価モデル / メッセージ結合 / マルチプロセッサ … More Except Principal Investigator 高位合成 / FPGA / 計算機システム / 科学技術計算 / GPU / 高性能コンピューティング / ストリーム計算 / 並列システム / 協調設計 / データセンター / 高性能計算 / SiP / CMOS / LSI / 計算機アーキテクチャ / 数値計算 / 相互結合網 / マルチキャスト / 超並列計算機 / Approximate コンピューティング / 計算機システム・ネットワーク / 光通信 / Approximateコンピューティング / ヘテロジニアス並列分散 / 科学計測 / 高速シリアルリンク / 高性能計算システム / 並列分散コンピューティング / 演算加速 / PCIe / 計算科学 / 複合型演算加速 / 多重複合演算加速 / 高速シリアル通信 / 通信機能 / 演算加速装置 / 演算加速プログラミング / 並列プログラミング / 任意演算精度計算 / 並列FPGAシステム / リコンフィギャラブルシステム / アクセラレータ / サーキットスイッチ / 光ネットワーク / 光インターコネクト / インターコネクト / 通信方式 / ポストムーア / inductive coupling / inter-chin communication / wireless / interface / low power / インダクティブ結合 / チップ間通信 / ワイヤレス / インタフェース / 低電力 / O Subsystem / I / Scalability / Maintenance System / Distributed Simulation / Cache Memory / Distribute Memory System / Workstation Cluster / Massively Parallel Computer / 統計データの可視化 / メンテナンス / ルーティング / Rocursive Dragonal Torus / キャッシュ / スケーラビィリティ / 離散シミュレーション / 入出力サブシステム / スケーラビリティ / メンテナンス・システム / 分散シミュレーション / ワークステーション・クラスタ / 分散メモリ・システム / キャッシュ・メモリ / VLSI Design Education / Full custom LSI / Gate arrays / Multi-project chip / VLSI chip implementation service / VLSI設計教育 / フルカスタムLSI / ゲートアレイ / マルチプロジェクトチップ / VLSIチップ試作サービス / アレイFFT / 三次元シストリック / 三次元構造ネットワーク / 三次元VLSI / 三次元回路素子 / 3次元VLSIシミュレータ / ダイナミックネットワーク / 2進マトリクスソルバン / 2重誤り訂正シンドロームデコーダ / CMOSレイアウトCAD / 動的結合網 / 多項式変換器 / 3次元VLSI / 3次元集積回路 / 可変構造型計算機 / 部分再構成 / 設計自動化 / 数値流体力学 / ハードウェア・ソフトウェア協調処理 / マルチFPGAシステム / 計算流体力学 / 再構成型アーキテクチャ / アクセラレーション技術 / トポロジー / フォトニックネットワーク / ハイパフォーマンス・コンピューティング / 耐故障性 / 超並列向き相互結合網 / 並列オブジェクト指向 / 制御駆動並列処理 / データ駆動並列処理 / 仮想FIFO / Oシステム / 並列I / ルーティング・プロトコル / キャッシュ・コヒーレンス制御 / 細粒度並列処理 / HDTV / ファイル・システム / 入出力ネットワーク / RDT:Recursive Diagonal Torus / キャッシユ・コヒーレンス制御 / 分散共有メモリ Less

A CPU-FPGA Heterogeneous Parallel and Distributed Computing Framework
- Principal Investigator
  
  Osana Yasunori
- Project Period (FY)
  2019 – 2021
- Research Category
  
  Grant-in-Aid for Scientific Research (C)
- Review Section
  
  Basic Section 60040:Computer system-related
- Research Institution
  University of the Ryukyus
Uncertainty Tolerant Computing using Error-Prone High-Bandwidth Optical Communication
- Principal Investigator
  
  Koibuchi Michihiro
- Project Period (FY)
  2019 – 2022
- Research Category
  
  Grant-in-Aid for Scientific Research (A)
- Review Section
  
  Medium-sized Section 60:Information science, computer engineering, and related fields
- Research Institution
  National Institute of Informatics
Stacking methods with chip bridges for a building block computing systemPrincipal Investigator
- Principal Investigator
  
  AMANO HIDEHARU
- Project Period (FY)
  2018 – 2020
- Research Category
  
  Grant-in-Aid for Scientific Research (B)
- Review Section
  
  Basic Section 60040:Computer system-related
- Research Institution
  Keio University
High performance computing platform by GPU and FPGA
- Principal Investigator
  
  Boku Taisuke
- Project Period (FY)
  2018 – 2020
- Research Category
  
  Grant-in-Aid for Scientific Research (B)
- Review Section
  
  Basic Section 60090:High performance computing-related
- Research Institution
  University of Tsukuba
Study of an architecture which leverages ultra-wide bandwidth I/O
- Principal Investigator
  
  KUDO Tomohiro
- Project Period (FY)
  2016 – 2018
- Research Category
  
  Grant-in-Aid for Scientific Research (B)
- Research Field
  
  Computer system
- Research Institution
  The University of Tokyo
Development of a high-performance CPU-FPGA hybrid computing system
- Principal Investigator
  
  OSANA Yasunori
- Project Period (FY)
  2016 – 2018
- Research Category
  
  Grant-in-Aid for Scientific Research (C)
- Research Field
  
  Computer system
- Research Institution
  University of the Ryukyus
A Study on Building-Block Computing Systems using Inductive Coupling InterconnectPrincipal Investigator
- Principal Investigator
  
  Hideharu Amano
- Project Period (FY)
  2013 – 2017
- Research Category
  
  Grant-in-Aid for Scientific Research (S)
- Research Field
  
  Computer system
- Research Institution
  Keio University
Low-Latency Green Interconnects using Random Shortcuts and Optical Communication Technology
- Principal Investigator
  
  Koibuchi Michihiro
- Project Period (FY)
  2013 – 2015
- Research Category
  
  Grant-in-Aid for Scientific Research (B)
- Research Field
  
  Computer system
- Research Institution
  National Institute of Informatics
Development of elemental technology of reconfigurable LSI based computer systems for CFD acceleration
- Principal Investigator
  
  Osana Yasunori
- Project Period (FY)
  2013 – 2015
- Research Category
  
  Grant-in-Aid for Scientific Research (C)
- Research Field
  
  Computer system
- Research Institution
  University of the Ryukyus
Acceleration techniques for practical CFD packages using FPGAsPrincipal Investigator
- Principal Investigator
  
  AMANO Hideharu
- Project Period (FY)
  2009 – 2011
- Research Category
  
  Grant-in-Aid for Scientific Research (C)
- Research Field
  
  Computer system/Network
- Research Institution
  Keio University
A Study on Wide Bandwidth and Low Power Inductive-Coupling Inter-Chip Wireless Communication
- Principal Investigator
  
  KURODA Tadahiro
- Project Period (FY)
  2004 – 2006
- Research Category
  
  Grant-in-Aid for Scientific Research (A)
- Research Field
  
  Electron device/Electronic equipment
- Research Institution
  Keio University
Virtual Hardware Mechanism for dynamically reconfigurable devicesPrincipal Investigator
- Principal Investigator
  
  AMANO Hideharu
- Project Period (FY)
  2003 – 2005
- Research Category
  
  Grant-in-Aid for Scientific Research (B)
- Research Field
  
  Computer system/Network
- Research Institution
  KEIO UNIVERSITY
Design and Implementation of Multistage Interconnection Network With Cache Coherent MechanismPrincipal Investigator
- Principal Investigator
  
  AMANO Hideharu
- Project Period (FY)
  1996 – 1998
- Research Category
  
  Grant-in-Aid for Scientific Research (C)
- Research Field
  
  計算機科学
- Research Institution
  Keio University
SSS型MINにおけるメッセージ結合のスケジューリングPrincipal Investigator
- Principal Investigator
  
  天野英晴
- Project Period (FY)
  1995
- Research Category
  
  Grant-in-Aid for Encouragement of Young Scientists (A)
- Research Field
  
  情報通信工学
- Research Institution
  Keio University
超並列ハードウェア・アーキテクチャの研究
- Principal Investigator
  
  TOMITA Shinji
- Project Period (FY)
  1994
- Research Category
  
  Grant-in-Aid for Scientific Research on Priority Areas
- Research Institution
  Kyoto University
Study on Advanced Environment for VLSI System Design Education in Universities
- Principal Investigator
  
  NANYA Takashi
- Project Period (FY)
  1994 – 1995
- Research Category
  
  Grant-in-Aid for Co-operative Research (A)
- Research Field
  
  計算機科学
- Research Institution
  Tokyo Institute of Technology
Prototype Development and Experimental Implementation of A Massively Parallel Computer
- Principal Investigator
  
  TOMITA Shinji
- Project Period (FY)
  1994 – 1995
- Research Category
  
  Grant-in-Aid for Developmental Scientific Research (A)
- Research Field
  
  計算機科学
- Research Institution
  KYOTO UNIVERSITY
3次元VLSIアーキテクチャに関する研究
- Principal Investigator
  
  相磯秀夫
- Project Period (FY)
  1986 – 1988
- Research Category
  
  Grant-in-Aid for General Scientific Research (B)
- Research Field
  
  計算機工学
- Research Institution
  Keio University

[Book] 並列コンピュータ2020
- Author(s)
  天野英晴
- Total Pages
  170
- Publisher
  オーム社
- Data Source
  KAKENHI-PROJECT-18H03215
[Book] オーム社2005
- Author(s)
  末吉敏則, 天野英晴
- Total Pages
  278
- Publisher
  リコンフィギャラブルシステム
- Description
  「研究成果報告書概要(和文)」より
- Data Source
  KAKENHI-PROJECT-15300022
[Book] リコンフィギャラブルシステム2005
- Author(s)
  末吉敏則, 天野英晴編著
- Total Pages
  276
- Publisher
  オーム社
- Data Source
  KAKENHI-PROJECT-15300022
[Journal Article] A Compression Router for Low-Latency Network-on-Chip2023
- Author(s)
  NIWA Naoya、SHIKAMA Yoshiya、AMANO Hideharu、KOIBUCHI Michihiro
- Journal Title
  
  IEICE Trans. Inf. & Syst.
  
  Volume: E106.D Issue: 2 Pages: 170-180
- DOI
  10.1587/transinf.2022EDP7080
- ISSN
  0916-8532, 1745-1361
- Year and Date
  2023-02-01
- Language
  English
- Peer Reviewed / Open Access
- Data Source
  KAKENHI-PROJECT-19H01106
[Journal Article] Boosting the Performance of Interconnection Networks by Selective Data Compression2022
- Author(s)
  NIWA Naoya、AMANO Hideharu、KOIBUCHI Michihiro
- Journal Title
  
  IEICE Trans. Inf. & Syst.
  
  Volume: E105.D Issue: 12 Pages: 2057-2065
- DOI
  10.1587/transinf.2022PAP0005
- ISSN
  0916-8532, 1745-1361
- Year and Date
  2022-12-01
- Language
  English
- Peer Reviewed / Open Access
- Data Source
  KAKENHI-PROJECT-19H01106
[Journal Article] CubeSim: A Cycle Accurate Simulator for Multicore System with 3D SiP2021
- Author(s)
  小島拓也, 池添赳治, 天野英晴
- Journal Title
  
  電子情報通信学会論文誌D 情報・システム
  
  Volume: J104-D Issue: 4 Pages: 228-241
- DOI
  10.14923/transinfj.2020PDP0046
- ISSN
  1880-4535, 1881-0225
- Year and Date
  2021-04-01
- Language
  Japanese
- Peer Reviewed / Open Access
- Data Source
  KAKENHI-PROJECT-18H03215, KAKENHI-PROJECT-19J21493
[Journal Article] An FPGA-Based Optimizer Design for Distributed Deep Learning with Multiple GPUs2021
- Author(s)
  ITSUBO Tomoya、KOIBUCHI Michihiro、AMANO Hideharu、MATSUTANI Hiroki
- Journal Title
  
  IEICE Trans. Inf. & Syst.
  
  Volume: E104.D Issue: 12 Pages: 2057-2067
- DOI
  10.1587/transinf.2021PAP0008
- NAID
  130008123386
- ISSN
  0916-8532, 1745-1361
- Year and Date
  2021-12-01
- Language
  English
- Peer Reviewed / Open Access
- Data Source
  KAKENHI-PROJECT-19H01106
[Journal Article] Low-Latency High-Bandwidth Interconnection Networks by Selective Packet Compression2021
- Author(s)
  Niwa Naoya、Amano Hideharu、Koibuchi Michihiro
- Journal Title
  
  Ninth International Symposium on Computing and Networking (CANDAR)
  
  Volume: - Pages: 56-64
- DOI
  10.1109/candar53791.2021.00015
- Peer Reviewed / Open Access
- Data Source
  KAKENHI-PROJECT-19H01106
[Journal Article] A Case for Low-Latency Network-on-Chip using Compression Routers2021
- Author(s)
  Naoya Niwa, Yoshiya Shikama, Hideharu Amano, Michihiro Koibuchi
- Journal Title
  
  The Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP)
  
  Volume: - Pages: 134-142
- DOI
  10.1109/pdp52278.2021.00029
- Peer Reviewed
- Data Source
  KAKENHI-PROJECT-19H01106
[Journal Article] Designing low‐diameter interconnection networks with multi‐ported host‐switch graphs2020
- Author(s)
  Yasudo Ryota、Nakano Koji、Koibuchi Michihiro、Matsutani Hiroki、Amano Hideharu
- Journal Title
  
  Concurrency and Computation: Practice and Experience
  
  Volume: e6115 Issue: 11 Pages: 1-17
- DOI
  10.1002/cpe.6115
- Peer Reviewed / Open Access
- Data Source
  KAKENHI-PROJECT-20K19770, KAKENHI-PROJECT-19H01106
[Journal Article] Exploiting temporal parallelism in particle-based incompressive fluid simulation on FPGA2020
- Author(s)
  Orsztynowicz Manfred、Amano Hideharu、Kubota Kenichi、Miyajima Takaaki
- Journal Title
  
  2020 Eighth International Symposium on Computing and Networking (CANDAR)
  
  Volume: 1 Pages: 195-201
- DOI
  10.1109/candar51075.2020.00034
- Peer Reviewed / Open Access / Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-19K20282, KAKENHI-PROJECT-18H03246
[Journal Article] Body Bias Optimization for Real-Time Systems2020
- Author(s)
  Carlos C. Cortes Torres, Ryota Yasudo and Hideharu Amano
- Journal Title
  
  Journal of Low Power Electronics and Applications
  
  Volume: 10 Issue: 1 Pages: 1-18
- DOI
  10.3390/jlpea10010008
- Peer Reviewed / Open Access
- Data Source
  KAKENHI-PROJECT-18H03215
[Journal Article] A Generalized Theory Based on the Turn Model for Deadlock-Free Irregular Networks2020
- Author(s)
  KAWANO Ryuta、YASUDO Ryota、MATSUTANI Hiroki、KOIBUCHI Michihiro、AMANO Hideharu
- Journal Title
  
  IEICE Trans. Inf. & Syst.
  
  Volume: E103.D Issue: 1 Pages: 101-110
- DOI
  10.1587/transinf.2018EDP7367
- NAID
  130007779070
- ISSN
  0916-8532, 1745-1361
- Year and Date
  2020-01-01
- Language
  English
- Peer Reviewed
- Data Source
  KAKENHI-PROJECT-19H01106
[Journal Article] Accelerating Deep Learning using Multiple GPUs and FPGA-Based 10GbE Switch2020
- Author(s)
  Tomoya Itsubo, Michihiro Koibuchi, Hideharu Amano, Hiroki Matsutani
- Journal Title
  
  The Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP 2020)
  
  Volume: - Pages: 102-109
- Peer Reviewed
- Data Source
  KAKENHI-PROJECT-19H01106
[Journal Article] Sparse 3-D NoCs with Inductive Coupling2019
- Author(s)
  Michihiro Koibuchi ; Lambert Leong ; Tomohiro Totoki ; Naoya Niwa ; Hiroki Matsutani ; Hideharu Amano ; Henri Casanova
- Journal Title
  
  2019 56th ACM/IEEE Design Automation Conference (DAC)
  
  Volume: - Pages: 1-6
- DOI
  10.1145/3316781.3317913
- Peer Reviewed / Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-18H03215
[Journal Article] Preliminary Evaluation of Buiding Block Computing Systems2019
- Author(s)
  Sayaka Terashima, Takuya Kojima, Hayate Okuhara, Kazusa Musha, Hideharu Amano, Ryuichi Sakamoto, Masaaki Kondo and Mitaro Namik
- Journal Title
  
  13th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC-2019)
  
  Volume: - Pages: 312-319
- Peer Reviewed
- Data Source
  KAKENHI-PROJECT-18H03215
[Journal Article] FPGA/Python co-design for lane line detection on a PYNQ-Z1 board2019
- Author(s)
  Koki Honda, Kaijie Wei, Hideharu Amano
- Journal Title
  
  2019 IEEE 13th International Symposium on Embedded Multicore/Many-core Systems-on-Chip
  
  Volume: - Pages: 53-60
- Peer Reviewed / Open Access
- Data Source
  KAKENHI-PROJECT-18H03246
[Journal Article] A System Delay Monitor Exploiting Automatic Cell-Based Design Flow and Post-Silicon Calibration2019
- Author(s)
  Hayate Okuhara, Ryosuke Kazami, and Hideharu Amano,
- Journal Title
  
  13th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC-2019)
  
  Volume: -
- Peer Reviewed
- Data Source
  KAKENHI-PROJECT-18H03215
[Journal Article] 低消費電力再構成可能アクセラレータの実装と評価2018
- Author(s)
  増山滉一郎、藤田悠、奥原颯、天野英晴
- Journal Title
  
  電子情報通信学会論文誌
  
  Volume: D100
- Peer Reviewed / Open Access
- Data Source
  KAKENHI-PROJECT-25220002
[Journal Article] Body Bias Control for Renewable Energy Source with a High Inner Resistance2018
- Author(s)
  Keita Azegami, Hayate Okuhara, Hideharu Amano
- Journal Title
  
  IEEE Transactions on Multi-Scale Computing System
  
  Volume: Accepted Pages: 1-8
- Peer Reviewed
- Data Source
  KAKENHI-PROJECT-25220002
[Journal Article] Asymmetric Body Bias Control With Low-Power FD-SOI Technologies: Modeling and Power Optimization2018
- Author(s)
  Hayate Okuhara, A.Ben Ahmed J.M.Kuehn, Hideharu Amano
- Journal Title
  
  IEEE Transactions. on Very Large Scale Integrated Systems
  
  Volume: Accepted Issue: 7 Pages: 1-14
- DOI
  10.1109/tvlsi.2018.2812893
- Peer Reviewed
- Data Source
  KAKENHI-PROJECT-25220002, KAKENHI-PROJECT-17J04659
[Journal Article] Digitally Assisted On-Chip Body Bias Tuning Scheme for Ultra Low-Power VLSI Systems2018
- Author(s)
  Okuhara Hayate、Ben Ahmed Akram、Amano Hideharu
- Journal Title
  
  IEEE Transactions on Circuits and Systems I: Regular Papers
  
  Volume: Accepted Issue: 10 Pages: 1-14
- DOI
  10.1109/tcsi.2018.2811504
- Peer Reviewed
- Data Source
  KAKENHI-PROJECT-25220002, KAKENHI-PROJECT-17J04659
[Journal Article] Performance Prediction for Large-scale Heterogeneous Platforms2018
- Author(s)
  R.Yasudo, A.L.Varbanescu, J.G.F.Coutinho, W.Luk, H.Amano
- Journal Title
  
  Proc. of the 26th IEEE International Symposium on Field Programmable Custom Computing Machine
  
  Volume: なし
- Peer Reviewed
- Data Source
  KAKENHI-PROJECT-18H03246
[Journal Article] Escalator Network for a 3D Chip Stack with Inductive Coupling ThruChip Interface2018
- Author(s)
  Akio Nomura, Yusuke Matsushita, Junichiro Kadomoto, Hiroki Matsutani, Tadahiro Kuroda, Hideharu Amano
- Journal Title
  
  International Journal of Network and Computing
  
  Volume: Vol.8 No.1
- NAID
  130006309780
- Peer Reviewed / Open Access
- Data Source
  KAKENHI-PROJECT-25220002
[Journal Article] Optimization of Body Biasing for Variable Pipelined Coarse-Grained Reconfigurable Architectures2018
- Author(s)
  Takuya Kojima, Naoki Ando, Hayate Okuhara, Ng.Anh Vu Doan, Hideharu Amano
- Journal Title
  
  IEICE Trans. Inf. & Syst.
  
  Volume: E101.D Issue: 6 Pages: 1532-1540
- DOI
  10.1587/transinf.2017EDP7308
- NAID
  130007382406
- ISSN
  0916-8532, 1745-1361
- Year and Date
  2018-06-01
- Language
  English
- Peer Reviewed / Open Access / Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-18H03215
[Journal Article] Performance Estimation for Exascale Reconfigurable Dataflow platforms2018
- Author(s)
  R.Yasudo, A.L.Varbanescu, J.G.F.Coutinho, W.Luk, H.Amano
- Journal Title
  
  Proc. of the International Conference on Field Programmable Technology
  
  Volume: なし
- Peer Reviewed
- Data Source
  KAKENHI-PROJECT-18H03246
[Journal Article] Optimization of Body Biasing for Variable Pipelined Coase Grained Reconfigurable Accelerators2018
- Author(s)
  Takuya Kojima, Naoki Ando, Hayate Okuhara, Anh Vu Doan, Hideharu Amano
- Journal Title
  
  IEICE Transactions on Information and Systems
  
  Volume: E101-D, No.6 Pages: 1-13
- Peer Reviewed / Open Access
- Data Source
  KAKENHI-PROJECT-25220002
[Journal Article] Analysis of Body Bias Control Using Overhead Conditions for Real Time Systems: A Practical Approach2018
- Author(s)
  Carlos Torres, Hayate Okuhara, Nobuyuki Yamasaki, Hideharu Amano
- Journal Title
  
  IEICE Transactions on Information and Systems
  
  Volume: E101-D, No.4 Pages: 1116-1130
- NAID
  130006602305
- Peer Reviewed / Open Access
- Data Source
  KAKENHI-PROJECT-25220002
[Journal Article] Superpixel Accelerator for Computer Vision Applications on Arria 10 SoC2018
- Author(s)
  A.Akagic, E.Buza, T.Turcinhodzic, H.Haseljic, H.Noda, H.Amano
- Journal Title
  
  Proc. of 2018 IEEE 21st International Symposium on Design and Diagnostics of Electronic Circuits & Systems
  
  Volume: なし
- Peer Reviewed
- Data Source
  KAKENHI-PROJECT-18H03246
[Journal Article] HiRy: An Advanced Theory on Design of Deadlock-free Adaptive Routing for Arbitrary Topologies2017
- Author(s)
  Ryuta Kawano, Ryota Yasudo, Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano
- Journal Title
  
  Proc. of the IEEE 23rd International Conference on Parallel and Distributed Systems (ICPADS’17)
  
  Volume: - Pages: 664-673
- DOI
  10.1109/icpads.2017.00091
- Peer Reviewed
- Data Source
  KAKENHI-PROJECT-16H02793
[Journal Article] Power Optimization Methodology for Ultra Low Power Microcontrolller with Silicon on Thin BOX MOSFET2017
- Author(s)
  H.Okuhara, Y.Fujita, K.Usami, H.Amano
- Journal Title
  
  IEEE Transaction on VLSI systems
  
  Volume: Vol.25, No.4 Issue: 4 Pages: 1578-1582
- DOI
  10.1109/tvlsi.2016.2635675
- Peer Reviewed / Acknowledgement Compliant
- Data Source
  KAKENHI-PROJECT-25220002
[Journal Article] An Operating System Guided Fine-Grained Power Gating Control Based on Runtime Characteristics of Applications2017
- Author(s)
  A.Koshiba, M.Sato, K.Usami, H.Amano, R.Sakamoto, M.Kondo, H.Nakamura, M.Namiki
- Journal Title
  
  IEICE Trans. on Electronics
  
  Volume: E99-C, No.8 Pages: 926-935
- NAID
  130005253989
- Peer Reviewed / Acknowledgement Compliant / Open Access
- Data Source
  KAKENHI-PROJECT-25220002
[Journal Article] Body Bias Domain Partitioning Size Exploration for a Coarse Grained Reconfigurable Accelerator2017
- Author(s)
  Yusuke Matsushita, Hayate Okuhara, Koichiro Masuyama, Yu Fujita, Ryuta Kawano, Hideharu Amano
- Journal Title
  
  IEICE Transactions on Information and Systems
  
  Volume: E100-D.No.12 Pages: 2828-2836
- NAID
  130006236558
- Peer Reviewed / Open Access
- Data Source
  KAKENHI-PROJECT-25220002
[Journal Article] Scalable Networks-on-Chip with Elastic Links Demarcated by Decentralized Routers2017
- Author(s)
  Yasudo Ryota、Matsutani Hiroki、Koibuchi Michihiro、Amano Hideharu、Nakamura Tadao
- Journal Title
  
  IEEE Transactions on Computers
  
  Volume: 66 Issue: 4 Pages: 702-716
- DOI
  10.1109/tc.2016.2606597
- Peer Reviewed
- Data Source
  KAKENHI-PROJECT-25220002
[Journal Article] Silicon on Thin BOX MOSFETを用いた動的基板バイアス制御の効果と実装の検討2016
- Author(s)
  奥原颯、天野英晴
- Journal Title
  
  情報処理学会論文誌
  
  Volume: 57-2 Pages: 708-717
- Peer Reviewed / Acknowledgement Compliant / Open Access
- Data Source
  KAKENHI-PROJECT-25220002
[Journal Article] Multi-Voltage Variable Pipeline Routers with the Same Clock Frequency for Low-Power Network-on-Chips Sytems2016
- Author(s)
  A.B.Armed, H.Matsutani, M.Koibichi, K.Usami, H.Amano
- Journal Title
  
  IEICE Trans. on Electronics
  
  Volume: E99-C, No.8 Pages: 909-917
- Peer Reviewed / Acknowledgement Compliant / Open Access
- Data Source
  KAKENHI-PROJECT-25220002
[Journal Article] Efficient 3-D Bus Architectures for Inductive-Coupling ThruChip Interfaces,2016
- Author(s)
  T.Kagami, H.Matsutani, M.Koibuchi, Y.Take, T.Kuroda, H.Amano
- Journal Title
  
  IEEE Transactions on VLSI Systems
  
  Volume: Vol.24, No.2 Issue: 2 Pages: 493-506
- DOI
  10.1109/tvlsi.2015.2418216
- Peer Reviewed / Open Access
- Data Source
  KAKENHI-PROJECT-25220002
[Journal Article] Novel Chips Stacking Methods to Extend Both Horizontally and Vertically for Many-Core Architectures with ThrouChip Interface2016
- Author(s)
  H.Nakahara, T.Ozaki, H.Matsutani, K.Usami, H.Amano
- Journal Title
  
  IEICE Trans. on Information and Systems
  
  Volume: E99-D, No.12 Pages: 2871-2880
- NAID
  130005170939
- Peer Reviewed / Acknowledgement Compliant / Open Access
- Data Source
  KAKENHI-PROJECT-25220002
[Journal Article] Optical network technologies for HPC: computer-architects point of view2016
- Author(s)
  Michihiro Koibuchi, Ikki Fujiwara, Kiyo Ishii,Shu Namiki, Fabien Chaix, Hiroki Matsutani, Hideharu Amano, Tomohiro Kudoh,
- Journal Title
  
  IEICE Electron. Express
  
  Volume: 13 Issue: 6 Pages: 20152007-20152007
- DOI
  10.1587/elex.13.20152007
- NAID
  130005139723
- ISSN
  1349-2543
- Language
  English
- Acknowledgement Compliant / Open Access / Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-25280018
[Journal Article] A Co-Processor Design for an Energy Efficient Reconfigurable Accelerator CMA2015
- Author(s)
  M.Izawa, N.Ozaki,Y.Koizumi, R.Uno, H.Amano
- Journal Title
  
  International Journal of Networking and Computing
  
  Volume: 5,No.1 Pages: 239-251
- NAID
  130005058795
- Peer Reviewed / Open Access
- Data Source
  KAKENHI-PROJECT-25220002
[Journal Article] Reconfigurable Out-of-order System for Fluid Dynamics Computation Using Unstructured Mesh2014
- Author(s)
  Takayuki Akamine, Mohamad Sofian Abu Talip, Yasunori Osana, Naoyuki Fujita, Hideharu Amano
- Journal Title
  
  IEICE Transaction on Information & Systems
  
  Volume: 印刷中
- NAID
  130004519237
- Peer Reviewed
- Data Source
  KAKENHI-PROJECT-25330067
[Journal Article] 光サーキットの補助による低遅延性及びトポロジ内包性・分割性をもつネットワーク2014
- Author(s)
  河野隆太、藤原一毅、松谷宏紀、天野英晴、鯉渕道紘
- Journal Title
  
  電子情報通信学会技術研究報告
  
  Volume: 114, No.155 Pages: 61-66
- Acknowledgement Compliant
- Data Source
  KAKENHI-PROJECT-25280018
[Journal Article] 複数コアリンクを用いた低遅延オンチップトポロジーに関する研究2014
- Author(s)
  河野隆太, 藤原一毅, 松谷宏紀, 天野英晴, 鯉渕道紘
- Journal Title
  
  電子情報通信学会論文誌D
  
  Volume: J97-D, No.3 Pages: 601-613
- NAID
  110009804348
- Peer Reviewed
- Data Source
  KAKENHI-PROJECT-25220002
[Journal Article] Dynamic Power Consumption Optimization for Inductive-Coupling based Wireless 3D NoCs2014
- Author(s)
  H.Zhang, H.Matsutani, M.Koibuchi, H.Amano
- Journal Title
  
  IPSJ Transactions on System LSI Design Methodology
  
  Volume: 7 Issue: 0 Pages: 27-36
- DOI
  10.2197/ipsjtsldm.7.27
- NAID
  130003394411
- ISSN
  1882-6687
- Language
  English
- Peer Reviewed
- Data Source
  KAKENHI-PROJECT-25220002
[Journal Article] 光サーキットの補助的利用による高いトポロジ内包性を持つHPCインターコネクト2014
- Author(s)
  河野隆太, 藤原一毅，松谷宏紀，天野英晴，鯉渕道紘
- Journal Title
  
  電子情報通信学会技術研究報告
  
  Volume: CPSY-2013-111 Pages: 253-258
- Data Source
  KAKENHI-PROJECT-25280018
[Journal Article] Reconfigurable Out-of-Order System for Fluid Dynamics Computation Using Unstructured Mesh2014
- Author(s)
  Takayuki AKAMINE, Mohamad Sofian ABU TALIP, Yasunori OSANA, Naoyuki FUJITA, Hideharu AMANO
- Journal Title
  
  IEICE Trans. Inf. & Syst.
  
  Volume: E97.D Issue: 5 Pages: 1225-1234
- DOI
  10.1587/transinf.E97.D.1225
- NAID
  130004519237
- ISSN
  0916-8532, 1745-1361
- Language
  English
- Peer Reviewed
- Data Source
  KAKENHI-PROJECT-25330067
[Journal Article] Adaptive Flux Calculation Scheme in Advection Term Computation Using Partial Reconfiguration2013
- Author(s)
  Mohamad Sofian Abu Talip, Takayuki Akamine, Mao Hatto, Yasunori Osana, Naoyuki Fujita, Hideharu Amano
- Journal Title
  
  International Journal of Networking and Computing
  
  Volume: Vol.3, No.2 Pages: 289-306
- NAID
  130005475362
- Peer Reviewed
- Data Source
  KAKENHI-PROJECT-25330067
[Journal Article] A Scalable 3D Heterogeneous Multicore with an Inductive ThruChip Interface 3D NoC2013
- Author(s)
  N.Miura, Y.Koizumi, Y.Take, H.Matsutani, T.Kuroda, H.Amano, R.Sakamoto, M.Namiki, K.Usami, M.Kondo, H.Nakamura
- Journal Title
  
  IEEE Micro
  
  Volume: Vol.33, Issue 6 Issue: 1 Pages: 6-15
- DOI
  10.1109/mm.2013.12
- Peer Reviewed
- Data Source
  KAKENHI-PROJECT-25220002
[Journal Article] Vertical Link On/Off Regulations for Inductive-Coupling Based Wireless 3-D NoCs2013
- Author(s)
  H.Zhang, H.Matsutani, Y.Take, T.Kuroda, H.Amano
- Journal Title
  
  IEICE Trans. Inf. & Syst.
  
  Volume: E96.D Issue: 12 Pages: 2753-2764
- DOI
  10.1587/transinf.E96.D.2753
- NAID
  130003385446
- ISSN
  0916-8532, 1745-1361
- Language
  English
- Peer Reviewed
- Data Source
  KAKENHI-PROJECT-25220002
[Journal Article] 3-D NoC with Inductive-Coupling Links for Building-Block SiPs2012
- Author(s)
  Yasuhiro Take
- Journal Title
  
  IEEE Transactions on Computers (TC)
  
  Volume: (掲載決定) Issue: 3 Pages: 748-763
- DOI
  10.1109/tc.2012.249
- Peer Reviewed / Open Access
- Data Source
  KAKENHI-PROJECT-12J06775, KAKENHI-PROJECT-23800053, KAKENHI-PROJECT-25220002
[Journal Article] An Implementation of Out-Of-Order Execution System for Acceleration of Computational Fluid Dynamics on FPGAs2011
- Author(s)
  T. Akamine, K. Inakagawa, Y. Osana, N. Fujita, H. Amano
- Journal Title
  
  ACM Computer Architecture News
  
  Volume: Vol.39, No.4 Pages: 50-55
- Peer Reviewed
- Data Source
  KAKENHI-PROJECT-21500061
[Journal Article] An Implementation of Out-Of-Order Execution System for Acceleration of Computational Fluid Dynamics on FPGAs2011
- Author(s)
  T.Atamine, K.Inakagata, Y.Osana, N.Fujita, H.Amano
- Journal Title
  
  ACM Computer Architecture News
  
  Volume: 39-4 Pages: 50-55
- Peer Reviewed
- Data Source
  KAKENHI-PROJECT-21500061
[Journal Article] Implementation and Evaluation of an Arithmetic Pipeline on FLOPS-2D : Multi-FPGA System2010
- Author(s)
  H. Morishita, K. Inakagawa, Y. Osana, N. Fujita, H. Amano
- Journal Title
  
  ACM Computer Architecture News
  
  Volume: Vol.38, No.4 Pages: 8-13
- Peer Reviewed
- Data Source
  KAKENHI-PROJECT-21500061
[Journal Article] Implementation and Evaluation of an arithmetic pipeline on FLOPS-2D : multi-FPGA system2010
- Author(s)
  H.Morishita, K.Inakagata, Y.Osana, N.Fujita, H.Amano
- Journal Title
  
  ACM Computer Architecture News
  
  Volume: 38-4 Pages: 2-7
- Peer Reviewed
- Data Source
  KAKENHI-PROJECT-21500061
[Journal Article] 動的再構成可能プロセッサを用いたIPsec向け暗号処理アクセラレータの設計と実装2006
- Author(s)
  長谷川揚平, 阿部昌平, 松谷宏紀, 安生健一朗, 粟島亭, 天野英晴
- Journal Title
  
  電子情報通信学会論文誌 Vol.J89-D,No.4
  
  Pages: 743-754
- NAID
  110007380437
- Description
  「研究成果報告書概要(和文)」より
- Data Source
  KAKENHI-PROJECT-15300022
[Journal Article] リコンフィギャラブルプロセッサアレイ向きチップ内接続網Fat H Tree2006
- Author(s)
  山田, 天野, 鯉渕, 上楽
- Journal Title
  
  電子情報通信学会論文誌 D Vol.J89(採録決定)(未定)
- Data Source
  KAKENHI-PROJECT-15300022
[Journal Article] A Simple Data Transfer Technique using Local Address for Network on Chips2006
- Author(s)
  M.Koibuchi, K.Anjo, A.Jouraku, H.Amano
- Journal Title
  
  IEEE Trans. on Parallel and Distributed Systems (accepted)(未定)
- Data Source
  KAKENHI-PROJECT-15300022
[Journal Article] 非同期マルチコンテキストデバイスArixarの提案2006
- Author(s)
  安達, 堤, 天野
- Journal Title
  
  電子情報通信学会論文誌 D Vol.J89(採録決定)(未定)
- Data Source
  KAKENHI-PROJECT-15300022
[Journal Article] 動的再構成可能プロセッサにおけるコンテキストメモリの削減法2006
- Author(s)
  鈴木正康, 長谷川揚, 阿部昌平, ヴマントゥアン, 天野英晴
- Journal Title
  
  電子情報通信学会論文誌 Vol.J89-D,No.6
  
  Pages: 1101-1109
- Description
  「研究成果報告書概要(和文)」より
- Data Source
  KAKENHI-PROJECT-15300022
[Journal Article] ネットワークオンチップにおけるローカルラベリング方式の評価2005
- Author(s)
  安生, 鯉渕, 山田, 上楽, 天野
- Journal Title
  
  電子情報通信学会論文誌 D-1 Vol.J88
  
  Pages: 1076-1090
- NAID
  110003203381
- Data Source
  KAKENHI-PROJECT-15300022
[Journal Article] ネットワークオンチップにおけるローカルラベリング方式の評価2005
- Author(s)
  安生, 鯉渕, 山田, 天野
- Journal Title
  
  電子情報通信学会論文誌D-I (5月号に掲載予定)(未定)
- NAID
  110003203381
- Data Source
  KAKENHI-PROJECT-15300022
[Journal Article] Design and Implementation of RHiNET-2/NI0 : A Reconfigurable Network Interface for Cluster Computing,2003
- Author(s)
  T.Yokoyama, N.Izu, J.Tsuchiya, K.Watanabe, H.Amano, T.Kudoh
- Journal Title
  
  IEICE Trans.Inf. & Syst. Vol.E86-D, No.5
  
  Pages: 789-795
- NAID
  110003213731
- Description
  「研究成果報告書概要(欧文)」より
- Data Source
  KAKENHI-PROJECT-15300022
[Journal Article] A Dynamically Adaptive HardwaTe on Dynamically Reconfigura ble Processor2003
- Author(s)
  H.Amano, A.Jouraku, K.Anjo
- Journal Title
  
  IEICE Trans. Commun. Vol. E86-B,No.12
  
  Pages: 3385-3391
- Description
  「研究成果報告書概要(和文)」より
- Data Source
  KAKENHI-PROJECT-15300022
[Journal Article] Implementation of Data Driven Applications on a Multi-Context Reconfigurable Device2003
- Author(s)
  M.Uno, Y.Shibata, H.Amano
- Journal Title
  
  IEICE Trans.Inf. & Syst. Vol.E86-D, No.5
  
  Pages: 841-849
- NAID
  110003213737
- Description
  「研究成果報告書概要(欧文)」より
- Data Source
  KAKENHI-PROJECT-15300022
[Journal Article] Implementatlon of Data Drlven Appllcatlons on a Multl - Cont ext Reconflgurable Devlce2003
- Author(s)
  M.Uno, Y.Shibata, H.Amano
- Journal Title
  
  IEICE Trans. Inf. & Syst. Vol. E86-D,No.5
  
  Pages: 789-795
- Description
  「研究成果報告書概要(和文)」より
- Data Source
  KAKENHI-PROJECT-15300022
[Journal Article] Dynamically Adaptive Hardware on Dynamically Reconfigurable Profcessor,2003
- Author(s)
  H.Amano, A.Jouraku, K.Anjo
- Journal Title
  
  IEICE Trans.Commun. Vol.E86BD, No.12
  
  Pages: 3385-3391
- Description
  「研究成果報告書概要(欧文)」より
- Data Source
  KAKENHI-PROJECT-15300022
[Journal Article] Simple Data Transfer Technique Using Local Address for Networks-on-Chips
- Author(s)
  M.Koibuchi, K.Anjo, Y.Yamada, A.Jouraku, H.Amano
- Journal Title
  
  IEEE Trans.on Parallel and Distributed Systems (Acccepted.)
- Description
  「研究成果報告書概要(欧文)」より
- Data Source
  KAKENHI-PROJECT-15300022
[Journal Article] 非同期マルチコンテキストデバイスArixarの提案
- Author(s)
  安達義則, 堤聡, 天野英晴
- Journal Title
  
  電子情報通信学会論文誌 (掲載決定)
- Description
  「研究成果報告書概要(和文)」より
- Data Source
  KAKENHI-PROJECT-15300022
[Journal Article] 動的リコンフィギャラブルブロセッサを用いた時分割多重実行の評価
- Author(s)
  長谷川揚平, 阿部昌平, 黒瀧俊介, ヴマントウアン, 天野英晴
- Journal Title
  
  情報処理学会論文誌コンビューティングシステム (掲載決定)
- Description
  「研究成果報告書概要(和文)」より
- Data Source
  KAKENHI-PROJECT-15300022
[Journal Article] リコンフィギャラブルブロセッサアレイ向きチップ内接続網Fat-Tree
- Author(s)
  山田裕, 天野英晴, 鯉渕道紘, 上楽明也
- Journal Title
  
  電子情報通信学会論文誌 (掲載決定)
- Description
  「研究成果報告書概要(和文)」より
- Data Source
  KAKENHI-PROJECT-15300022
[Journal Article] Simple Data Transfer Technique Using Local Address for Networks-on-Chips
- Author(s)
  M.Koibuchi, K.Anjo, Y.Yamada, A.Jouraku, H.Amano
- Journal Title
  
  IEEE Trans. on Parallel and Distributed Systems, (掲載決定)
- Description
  「研究成果報告書概要(和文)」より
- Data Source
  KAKENHI-PROJECT-15300022
[Presentation] Analysis of Resistance Distribution and Voltage Drop in Chips with Inductive Coupling Wireless Communication Interface2021
- Author(s)
  Hideto Kayashima and Hideharu Amano
- Organizer
  2021 Ninth International Symposium on Computing and Networking (CANDAR)
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-19K11879
[Presentation] メモリネットワークを用いたコヒーレンスディレクトリの最適配置2021
- Author(s)
  亀山祐己, 四釜快弥, 丹羽直也, 鯉渕道紘, 天野英晴
- Organizer
  電子情報通信学会技術研究報告CPSY2020-57
- Data Source
  KAKENHI-PROJECT-19H01106
[Presentation] TCI Tester: Tester for Through Chip Interface2021
- Author(s)
  Hideto Kayashima and Hideharu Amano
- Organizer
  The University Design Contest of The 26th Asia and South Pacific Design Automation Conference (ASP-DAC 2021)
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-18H03215
[Presentation] バイパシングによる低遅延メモリパケットネットワーク2020
- Author(s)
  四釜快弥 , 河野隆太 , アクラムベンアメド , 松谷宏紀 , 鯉渕道紘, 天野英晴
- Organizer
  研究報告システム・アーキテクチャ（ARC）,2020-ARC-240(2),pp.1-6
- Data Source
  KAKENHI-PROJECT-19H01106
[Presentation] 誘導結合無線通信インタフェース搭載チップにおける抵抗分布解析2020
- Author(s)
  茅島秀人, 天野英晴, 四手井綱章
- Organizer
  電子情報通信学会VLD研究会
- Data Source
  KAKENHI-PROJECT-18H03215
[Presentation] 3次元積層型ヘテロジニアスプロセッサのためのシミュレータ開発とその応用”, 信学技報,2020
- Author(s)
  小島拓也, 池添赳治, 天野英晴
- Organizer
  電子情報通信学会コンピュータシステム研究会
- Data Source
  KAKENHI-PROJECT-18H03215
[Presentation] LLVMを用いたCGRA向けソフトウェア開発環境の構築と評価2020
- Author(s)
  大和田彩夏, 小島拓也, 天野英晴
- Organizer
  電子情報通信学会CPSY研究会
- Data Source
  KAKENHI-PROJECT-18H03215
[Presentation] Exploiting temporal parallelism in particle-based incompressive fluid simulation on FPGA2020
- Author(s)
  Manfred Orsztynowicz, Hideharu Amano, Kenichi Kubota, Takaaki Miyajima
- Organizer
  2020 Eighth International Symposium on Computing and Networking (CANDAR)
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-18H03246
[Presentation] 選択的な低遅延データ圧縮による高バンド幅相互結合網2020
- Author(s)
  丹羽直也, 平澤将一, 鯉渕道紘, 天野英晴
- Organizer
  研究報告VLD2019-126,pp.185-190
- Data Source
  KAKENHI-PROJECT-19H01106
[Presentation] A STDM (Static Time Division Multiplexing) Switch on a Multi-FPGA System2019
- Author(s)
  Keita Azegami, Kazusa Musha, Kazuei Hironaka, Akram Ben Ahmed, Michihiro Koibuch, Yao Hu, Hideharu Amano
- Organizer
  13th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC-2019)
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-19K11879
[Presentation] ビルディングブロック型積層システムの性能評価2019
- Author(s)
  天野英晴
- Organizer
  信学技報, vol. 119, no. 147, CPSY2019-17
- Data Source
  KAKENHI-PROJECT-18H03215
[Presentation] Multi-FPGA Management on FLow-in-Cloud Prototype System2019
- Author(s)
  Kazuei Hironaka, Akram Ben Ahmed, Hideharu Amano
- Organizer
  20th IEEE/ACIS International Conference on Software Engineering, Artificial Intelligence, Networking and Parallel/Distributed Computing
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-16H02793
[Presentation] Acceleration of Deep Recurrent Neural Networks with an FPGA cluster2019
- Author(s)
  Yuxi Sun, Akram Ben Ahmed, Hideharu Amano
- Organizer
  International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-16H02793
[Presentation] ルネサスSOTB65nm用Through Chip Interface IPの実機評価2019
- Author(s)
  天野英晴
- Organizer
  信学技報, vol. 119, no. 25, VLD2019-5
- Data Source
  KAKENHI-PROJECT-18H03215
[Presentation] Acceleration of deep recurrent neural networks with an FPGA cluster2019
- Author(s)
  Xi Sun, Akram Ben Ahmed, and Hideharu Amano
- Organizer
  International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies (HEART2019)
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-19K11879
[Presentation] Implementing a large application LSTM on the multi-FPGA system: Flow-in-Cloud2019
- Author(s)
  Yugo Yamauchi, Kazusa Musha, Hideharu Amano
- Organizer
  IEEE Symposium on Low-Power and High-Speed Chips and Systems
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-16H02793
[Presentation] Infinibandネットワークでのデッドロックフリーな階層型ルーティング2019
- Author(s)
  河野隆太, 松谷宏紀, 鯉渕道紘, 天野英晴
- Organizer
  信学技報, vol.119, no.147, CPSY2019-28, pp.147-152
- Data Source
  KAKENHI-PROJECT-19H01106
[Presentation] The Evaluation of Partial Reconfiguration for a Multi-board FPGA System FiCSW2018
- Author(s)
  Miho Yamakura, Kazuei Hironaka, Keita Azegami, Kazusa Musha, Hideharu Amano
- Organizer
  International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies
- Invited / Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-16H02793
[Presentation] ホールスラスタ内部解析用PIC法計算のArria 10 SoC FPGAへの実装2018
- Author(s)
  野田裕之, 宮島敬明, 藤田直行, 天野英晴
- Organizer
  電子情報通信学会コンピュータシステム研究会 (若手優秀発表賞)
- Data Source
  KAKENHI-PROJECT-16K00078
[Presentation] Performance Estimation for Exascale Reconfigurable Dataflow platforms2018
- Author(s)
  R.Yasudo, A.L.Varbanescu, J.G.F.Coutinho, W.Luk, H.Amano
- Organizer
  the International Conference on Field Programmable Technology
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-18H03246
[Presentation] C4: An FPGA-based Compression Algorithm for ExpEther2018
- Author(s)
  H. Shimura, H. Noda, H. Amano
- Organizer
  SUSC workshop in CANDAR'18 (Best paper award)
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-16K00078
[Presentation] Superpixel Accelerator for Computer Vision Applications on Arria 10 SoC2018
- Author(s)
  A.Akagic, E.Buza, T.Turcinhodzic, H.Haseljic, H.Noda, H.Amano
- Organizer
  2018 IEEE 21st International Symposium on Design and Diagnostics of Electronic Circuits & Systems
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-18H03246
[Presentation] A Shared Memory Chips for Twin-Tower of Chips2018
- Author(s)
  S.Terashima, T.Kojima, H.Okuhara, Y.Matsushita, N.Ando, M.Namiki, H.Amano
- Organizer
  The 21th Workshop on Synthesis and System Integration Technologies
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-25220002
[Presentation] Performance Prediction for Large-scale Heterogeneous Platforms2018
- Author(s)
  R.Yasudo, A.L.Varbanescu, J.G.F.Coutinho, W.Luk, H.Amano
- Organizer
  26th IEEE International Symposium on Field Programmable Custom Computing Machine
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-18H03246
[Presentation] Body Bias Control for Renewable Energy Source with a High Inner Resistance2017
- Author(s)
  K.Azegami, H.Okuhara, H.Amano,
- Organizer
  IEEE international symposium on Low Power and High Speed Chips
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-25220002
[Presentation] XYZ-Randomization using TSVs for Low-Latency Energy Efficient 3D-NoCs2017
- Author(s)
  H.Nakahara, N.A.V.Doan, R.Yasudo, H.Amano
- Organizer
  11th International Symposium on Networks-on-Chip
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-25220002
[Presentation] An Inductive Coupting Link for 3-D network-on-Chips2017
- Author(s)
  J.Kadomoto, H.Amano, T.Kuroda
- Organizer
  International SoC Design Conference
- Invited / Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-25220002
[Presentation] Digital Embedded Memory Scheme using Voltage Scaling and Body Bias Separation for Low-Power System2017
- Author(s)
  Y.Yoshida, K.Usami, H.Amano
- Organizer
  International SoC Design Conference
- Invited / Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-25220002
[Presentation] The design and implementation of Scalable Deep Neural Network Accelerator Cores2017
- Author(s)
  R.Sakamoto, R.Takata, J.Ishii, M.Kondo, H.Nakamura, T.Ohkubo, T.Kojima, H.Amano
- Organizer
  IEEE international symposium on Embedded Multicore/Many-core Systems-on Chip
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-25220002
[Presentation] Leveraging Asymmetric Body Bias Control for Low Power LSI Design2017
- Author(s)
  H.Okuhara, A.B.Ahmed, J.M.Kuehn, H.Amano,
- Organizer
  IEEE international symposium on Low Power and High Speed Chips
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-25220002
[Presentation] A practical collision avoidance method for an inter-chip bus with wireless inductive through chip interface2017
- Author(s)
  A.Nomura, J.Kadomoto, TKuroda, H.Amano
- Organizer
  The 5th International Symposium on Computing and Networking
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-25220002
[Presentation] 3D layout of Spindergon, Flattened Butterfly and Dragonfly on a chip stack with inductive coupling through chip interface2017
- Author(s)
  H.Nakahara, R.Yasudo, H.Matsutani, H.Amano, H.Koibuchi
- Organizer
  The 14th International Symposium on Pervasive Systems, Algorithms and Networks
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-25220002
[Presentation] Implementation of the PIC method's aggregation process on a SoC FPGA to avoid RAW hazards using reduction2017
- Author(s)
  Hiroyuki Noda, Ryotaro Sakai, Takaaki Miyajima, Naoyuki Fujita, Hideharu Amano
- Organizer
  IEEE Symposium on Low Power and High-Speed Chips (COOL Chips20)
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-16K00078
[Presentation] Acceleration of the aggregation process in a Hall-thruster simulation using Intel FPGA SDK for OpenCL2017
- Author(s)
  Hiroyuki Noda, Ryotaro Sakai, Taaki Miyajima, Naoyuki Fujita, Hideharu Amano
- Organizer
  The 8th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies (HEART 2017)
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-16K00078
[Presentation] Level Shifter Free Approach for Multi-VDD SOTB employing Adaptive Vt Modulation for pMOSFET2017
- Author(s)
  K.Usami, K.Kogure, Y.Yoshida, R.Magasaki, H.Amano
- Organizer
  IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-25220002
[Presentation] A building block computing system for AI applications2017
- Author(s)
  Hideharu Amano
- Organizer
  IEEE International Symposium on　Embedded Multi-core System on Chips
- Invited / Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-25220002
[Presentation] Body bias optimization for variable pipelined CGRA2017
- Author(s)
  T.Kojima, N.Ando, H.Okuhara, N.A.V.Doan, H.Amano
- Organizer
  27th International Conference on Field Programmable Logic and Applications
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-25220002
[Presentation] Scalable Deep Neural Network Accelerator Cores with Cubic Integration using Through Chip Interface2017
- Author(s)
  R.Sakamoto, R.Takata, J.Ishi, M.Kondo, H.Nakamura, T.Ohkubo, T.Kojima, H.Amano
- Organizer
  International SoC Design Conference
- Invited / Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-25220002
[Presentation] Break Even Time Analysis Using Empirical Overhead Parameters for Embedded Systems on SOTB Technology2017
- Author(s)
  C.Cortes, H.Amano
- Organizer
  Design of Circuits and Integrated Systems Conference
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-25220002
[Presentation] Glitch-aware variable pipeline optimization for GCRAs2017
- Author(s)
  T.Kojima, N.Ando, H.Okuhara, H.Amano
- Organizer
  International Conference on Reconfigurable Computing and FPGAs
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-25220002
[Presentation] HiRy: An advanced theory on design of deadlock-free adaptive routing for arbitrary toplogies2017
- Author(s)
  R.Kawano, R.Yasudo, H.Matsutani, M.Koibuchi, H.Amano
- Organizer
  IEEE 23rd International Conference on Parallel and Distributed Systems
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-25220002
[Presentation] Multi-Objective Optimization for Application Mapping and Body Bias Control on a CGRA2017
- Author(s)
  N.A.V.Doan, Y.Matsushita, N.Ando, H.Okuhara, H.Amano
- Organizer
  IEEE international symposium on Embedded Multicore/Many-core Systems-on Chip
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-25220002
[Presentation] Switching Region Analysis for SOTB Technology2017
- Author(s)
  C.Cortes, H.Amano
- Organizer
  10th International Caribbean Conference on Devices Circuits and Systems
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-25220002
[Presentation] Building Block multi-chip systems using inductive coupling through chip interface2017
- Author(s)
  H.Amano, T.Kuroda, H.Nakamura, K.Usami, M.Kondo, H.Matsutani, M.Namiki
- Organizer
  International SoC Design Conference
- Invited / Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-25220002
[Presentation] Order/Radix Problem: Toward Low End-to-End Latency Interconnection Network2017
- Author(s)
  R.Yasudo, M.Koibuchi, K.Nakano, H.Matsutani, H.Amano
- Organizer
  48th Internaional Conference on Parallel Processing
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-25220002
[Presentation] Building Clock Operating System for 3D Stacked Computer Systems with Inductive Coupling Interconnect2017
- Author(s)
  S.Hamada, A.Koshiba, M.Namiki, H.Amano
- Organizer
  International SoC Design Conference
- Invited / Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-25220002
[Presentation] On-the-fly data compression/decompression mechanism with ExpEther2016
- Author(s)
  Hideki Shimura, Takuji Mitsuishi, Masaki Kan, Takashi Yoshikawa, Hideharu Amano
- Organizer
  International Symposium on Computing and Networking (CANDAR)
- Place of Presentation
  東広島芸術文化ホール (広島県東広島市)
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-16K00078
[Presentation] ExpEther NIC向けの圧縮手法SECOMPAXの実装2016
- Author(s)
  志村英樹,三石拓司,菅真樹,吉川隆士,天野英晴
- Organizer
  第15回情報科学技術フォーラム
- Place of Presentation
  富山大学五福キャンパス(富山県富山市)
- Data Source
  KAKENHI-PROJECT-16K00078
[Presentation] オフチップ相互結合網向け不規則トポロジのための容易に実装可能なルーティングアルゴリズム2016
- Author(s)
  河野隆太, 中原浩, 藤原一毅, 松谷宏紀, 天野英晴, 鯉渕道紘
- Organizer
  情報処理学会第78 回全国大会
- Place of Presentation
  神奈川県横浜市(慶應義塾大学)
- Year and Date
  2016-03-10
- Data Source
  KAKENHI-PROJECT-25280018
[Presentation] Acceleration of Full-PIC simulation on a CPU-FPGA tightly coupled environment2016
- Author(s)
  Ryotaro Sakai, Naru Sugimoto, Takaaki Miyajima, Naoyuki Fujita, and Hideharu Amano
- Organizer
  IEEE 10th International Symposium on Embedded Multicore/Many-core Systems-on-Chip (IEEE MCSoC 2016)
- Place of Presentation
  フランス・リヨン
- Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-16K00078
[Presentation] 高性能計算システムのためのApproximate Computing ネットワーク2016
- Author(s)
  鯉渕道紘，藤木大地，石井紀代，藤原一毅，松谷宏紀，天野英晴
- Organizer
  組込み技術とネットワークに関するワークショップ ETNET2016
- Place of Presentation
  長崎県福江市福江文化会館
- Year and Date
  2016-03-25
- Data Source
  KAKENHI-PROJECT-25280018
[Presentation] ExpEther における On-the-fly でのデータ圧縮2016
- Author(s)
  志村英樹,三石拓司,菅真樹,吉川孝士,天野英晴
- Organizer
  電子情報通信学会コンピュータシステム研究会
- Place of Presentation
  キッセイ文化ホール (長野県松本市)
- Data Source
  KAKENHI-PROJECT-16K00078
[Presentation] Zynqを用いた衛星エンジンシミュレーションの高速化の検討2016
- Author(s)
  酒井諒太郎, 宮島敬明, 杉本成, 藤田直行, 天野英晴
- Organizer
  電子情報通信学会コンピュータシステム研究会
- Place of Presentation
  キッセイ文化ホール (長野県松本市)
- Data Source
  KAKENHI-PROJECT-16K00078
[Presentation] Zynqを用いたFull-PIC法の高速化の検討2016
- Author(s)
  酒井諒太郎, 宮島敬明, 杉本成, 藤田直行, 天野英晴
- Organizer
  第15回情報科学技術フォーラム
- Place of Presentation
  富山大学五福キャンパス(富山県富山市)
- Data Source
  KAKENHI-PROJECT-16K00078
[Presentation] Building Block Computing Systems using Reconfigurable Accelerators2015
- Author(s)
  H.Amano
- Organizer
  1st RIS-MJIIT Workshop on Renewable and Sustainable Integrated Systems
- Place of Presentation
  Kuala Lumpur, Malaysia
- Year and Date
  2015-12-20
- Invited / Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-25220002
[Presentation] FLOPS-2Dの低レベル通信制御機構の実装と性能評価2015
- Author(s)
  喜屋武克樹, 新垣誠, 平井裕介, 仲宗根宏貴, 藤田直行, 天野英晴, 長名保範
- Organizer
  電子情報通信学会リコンフィギャラブルシステム研究会
- Place of Presentation
  横浜・慶應義塾大学
- Year and Date
  2015-01-30
- Data Source
  KAKENHI-PROJECT-25330067
[Presentation] マルチFPGAシステムにおける演算パイプラインの自動設計の実現に向けた研究2014
- Author(s)
  平井裕介, 喜屋武克樹, 新垣誠, 天野英晴, 藤田直行, 長名保範
- Organizer
  電子情報通信学会リコンフィギャラブルシステム研究会
- Place of Presentation
  別府・別府ビーコンプラザ
- Year and Date
  2014-11-26
- Data Source
  KAKENHI-PROJECT-25330067
[Presentation] データベース前処理用HOG変換のFPGA実装2014
- Author(s)
  八藤磨生, 宮島敬明, 松谷宏紀, 天野英晴
- Organizer
  電子情報通信学会リコンフィギャラブルシステム研究会
- Place of Presentation
  仙台・東北大学片平キャンパス
- Year and Date
  2014-06-12
- Data Source
  KAKENHI-PROJECT-25330067
[Presentation] マルチFPGAシステムにおける演算モジュールの配置手法の検討2014
- Author(s)
  平井裕介, 仲里和晃, Mohamed Sofian Abu Talip, Mishra Dipikarani, 天野英晴, 藤田直行, 長名保範
- Organizer
  電子情報通信学会リコンフィギャラブルシステム研究会
- Place of Presentation
  神奈川県横浜市慶應義塾大学
- Data Source
  KAKENHI-PROJECT-25330067
[Presentation] Building Block COmputing Systems with Wireless Inductive Through Chip Interface2014
- Author(s)
  H.Amano
- Organizer
  International Workshop on Design for 3D Silicon Integration
- Place of Presentation
  Lausanne Switzland
- Year and Date
  2014-06-23
- Invited / Int'l Joint Research
- Data Source
  KAKENHI-PROJECT-25220002
[Presentation] A co-processor design of an energy efficient reconfigurable accelerator CMA2013
- Author(s)
  Hideharu Amano
- Organizer
  CANDAR 2013
- Place of Presentation
  Matsuyama, Japan
- Data Source
  KAKENHI-PROJECT-25220002
[Presentation] FPGAの部分再構成を用いた移流項演算の実装2013
- Author(s)
  Abu Talip Mohaned Sofian, Dipilarani Mishra, 天野英晴, 長名保範, 藤田直行
- Organizer
  第27回数値流体力学シンポジウム
- Place of Presentation
  名古屋大学
- Data Source
  KAKENHI-PROJECT-25330067
[Presentation] Introduction to Interconnection Networks - From System Area Network to Network on Chips2013
- Author(s)
  Hideharu Amano
- Organizer
  The First Inter- national Symposium on Computing and Networking Across Practical Development and Theoretical Re- search (CANDAR13)
- Place of Presentation
  松山
- Invited
- Data Source
  KAKENHI-PROJECT-25280018
[Presentation] Partially Reconfigurable Flux Calculation Scheme in Advection Term Computation2013
- Author(s)
  Mohamad Sofian Abu Talip, Takayuki Akamine, Mao Hatto, Yasunori Osana, Naoyuki Fujita, Hideharu Amano
- Organizer
  The 2013 International Conference on Field Programmable Technology
- Place of Presentation
  京都リサーチパーク
- Data Source
  KAKENHI-PROJECT-25330067
[Presentation] Cost Effective Implementation of Flux Limiter Function using Partial Reconfiguration2012
- Author(s)
  M. Sofian, T. Akamine, Y. Osana, N. Fujita, H. Amano
- Organizer
  ARC' 2012
- Place of Presentation
  Hong Kong
- Year and Date
  2012-03-21
- Data Source
  KAKENHI-PROJECT-21500061
[Presentation] ASPE : an Abstraction Framework using ALU Arrays for Scalable Multiple FPGAs system2012
- Author(s)
  K. Inakagwata, T. Akamine, H. Morishita, Y. Osana, N. Fujita, H. Amano
- Organizer
  SASIMI' 12
- Place of Presentation
  Beppu
- Year and Date
  2012-03-08
- Data Source
  KAKENHI-PROJECT-21500061
[Presentation] Design of ALU Array Based Dataflow Machine for Multi-FPGA System2011
- Author(s)
  K. Inakagwata, H. Morishita, Y. Osana, N. Fujita, H. Amano
- Organizer
  DATE11 Workshop2
- Place of Presentation
  Grenoble
- Year and Date
  2011-03-18
- Data Source
  KAKENHI-PROJECT-21500061
[Presentation] Execution of a Computational Fluid Dynamics application on FLOPS-2D, a multi-FPGA system2011
- Author(s)
  H. Amano
- Organizer
  DATE11 Workshop2
- Place of Presentation
  Grenoble
- Year and Date
  2011-03-18
- Data Source
  KAKENHI-PROJECT-21500061
[Presentation] Execution of a Computational Fluid Dynamics Application on FLOPS-2D, a multi-FPGA platform2011
- Author(s)
  天野英晴
- Organizer
  DATE Workshop
- Place of Presentation
  フランス、グルノーブル
- Year and Date
  2011-03-18
- Data Source
  KAKENHI-PROJECT-21500061
[Presentation] RER : a tuning tool for implementing a computational pipeline across multiple FPGAs2010
- Author(s)
  H. Morishita, K. Inakagata, Y. Osana, N. Fujita, H. Amano
- Organizer
  SASIMI' 10
- Place of Presentation
  Taipei
- Year and Date
  2010-10-18
- Data Source
  KAKENHI-PROJECT-21500061
[Presentation] Modularizing Flux Limiter Functions for a Computational Fluid Dynamics Accelerator on FPGAs2009
- Author(s)
  K. Inakagwata, H. Morishita, Y. Osana, N. Fujita, H. Amano
- Organizer
  FPL' 09
- Place of Presentation
  Prague
- Year and Date
  2009-09-01
- Data Source
  KAKENHI-PROJECT-21500061
[Presentation] Hardware/Software co-design Architecture for Blokus Duo Solver
- Author(s)
  Naru Sugimoto, Hideharu Amanao
- Organizer
  The 2014 International Conference on Field Programmable Technologies
- Place of Presentation
  Shanghai, China
- Year and Date
  2014-12-10 – 2014-12-12
- Data Source
  KAKENHI-PROJECT-25330067
[Presentation] FPGA Implementation of Viscous Function in a package for Computational Fulid Dynamics
- Author(s)
  Dipikarini Mishra, Mao Hatto, Takuya Kuhara, Yasunori Osana, Naoyuki Fujita, Hideharu Amano
- Organizer
  Workshop on 2014 2nd International Symposium on Computing and Networking (CANDAR)
- Place of Presentation
  静岡・静岡コンベンションアーツセンター
- Year and Date
  2014-12-10 – 2014-12-12
- Data Source
  KAKENHI-PROJECT-25330067
[Presentation] Data Reduction and Parallelization for Human Detection System
- Author(s)
  Mao Hatto, Takaaki Miyajima, Hideharu Amano
- Organizer
  The 19th Workshop on Synthesis And System Integration of Mixed Information Technologies (SASIMI)
- Place of Presentation
  Yilan, Taiwan
- Year and Date
  2015-03-16 – 2015-03-17
- Data Source
  KAKENHI-PROJECT-25330067

1. OSANA Yasunori (00532657)

# of Collaborated Projects: 4 results

# of Collaborated Products: 17 results
2. MATSUTANI Hiroki (70611135)

# of Collaborated Projects: 4 results

# of Collaborated Products: 19 results
3. Koibuchi Michihiro (40413926)

# of Collaborated Projects: 4 results

# of Collaborated Products: 13 results
4. FUJITA Naoyuki (70358480)

# of Collaborated Projects: 3 results

# of Collaborated Products: 23 results
5. KURODA Tadahiro (50327681)

# of Collaborated Projects: 3 results

# of Collaborated Products: 6 results
6. ISHII Kiyo (90612177)

# of Collaborated Projects: 3 results

# of Collaborated Products: 1 results
7. NAKAJO Hironori (80217736)

# of Collaborated Projects: 3 results

# of Collaborated Products: 0 results
8. KUDOH Tomohiro (00234451)

# of Collaborated Projects: 2 results

# of Collaborated Products: 0 results
9. TOMITA Shinji (40026323)

# of Collaborated Projects: 2 results

# of Collaborated Products: 0 results
10. HIRAKI Kei (20238348)

# of Collaborated Projects: 2 results

# of Collaborated Products: 0 results
11. TANAKA Hidehiko (60011102)

# of Collaborated Projects: 2 results

# of Collaborated Products: 0 results
12. SUEYOSHI Toshnori (00117136)

# of Collaborated Projects: 2 results

# of Collaborated Products: 0 results
13. KANEDA Yukio (80107979)

# of Collaborated Projects: 2 results

# of Collaborated Products: 0 results
14. NAMIKI Shu (30415723)

# of Collaborated Projects: 2 results

# of Collaborated Products: 0 results
15. 並木美太郎 (10208077)

# of Collaborated Projects: 2 results

# of Collaborated Products: 5 results
16. 中村宏 (20212102)

# of Collaborated Projects: 2 results

# of Collaborated Products: 6 results
17. 宇佐美公良 (20365547)

# of Collaborated Projects: 2 results

# of Collaborated Products: 8 results
18. 近藤正章 (30376660)

# of Collaborated Projects: 2 results

# of Collaborated Products: 6 results
19. FUJIWARA Ikki (90648023)

# of Collaborated Projects: 1 results

# of Collaborated Products: 4 results
20. NANYA Takashi (80143684)

# of Collaborated Projects: 1 results

# of Collaborated Products: 0 results
21. YASUURA Hiroto (80135540)

# of Collaborated Projects: 1 results

# of Collaborated Products: 0 results
22. HIROSE Masataka (10034406)

# of Collaborated Projects: 1 results

# of Collaborated Products: 0 results
23. UEDA Kazuhiro (60203436)

# of Collaborated Projects: 1 results

# of Collaborated Products: 0 results
24. HOH Kohichiro (60211538)

# of Collaborated Projects: 1 results

# of Collaborated Products: 0 results
25. OGURI Kiyoshi (80325670)

# of Collaborated Projects: 1 results

# of Collaborated Products: 0 results
26. SHIBATA Yuuichiro (10336183)

# of Collaborated Projects: 1 results

# of Collaborated Products: 2 results
27. MAKABE Toshiaki (60095651)

# of Collaborated Projects: 1 results

# of Collaborated Products: 0 results
28. NAKANO Nobuhiko (40286638)

# of Collaborated Projects: 1 results

# of Collaborated Products: 0 results
29. SANADA Yukitoshi (90293042)

# of Collaborated Projects: 1 results

# of Collaborated Products: 0 results
30. Boku Taisuke (90209346)

# of Collaborated Projects: 1 results

# of Collaborated Products: 0 results
31. 相磯秀夫 (90051250)

# of Collaborated Projects: 1 results

# of Collaborated Products: 0 results
32. 高野了成 (10509516)

# of Collaborated Projects: 1 results

# of Collaborated Products: 0 results
33. 佐野健太郎 (00323048)

# of Collaborated Projects: 1 results

# of Collaborated Products: 0 results
34. 塙敏博 (30308283)

# of Collaborated Projects: 1 results

# of Collaborated Products: 0 results
35. 山口佳樹 (30373377)

# of Collaborated Projects: 1 results

# of Collaborated Products: 0 results
36. 中野浩嗣 (30281075)

# of Collaborated Projects: 1 results

# of Collaborated Products: 0 results
37. 安戸僚汰

# of Collaborated Projects: 0 results

# of Collaborated Products: 1 results
38. 宮島敬明

# of Collaborated Projects: 0 results

# of Collaborated Products: 1 results

AMANO Hideharu 天野 英晴

天野 英晴

Research Projects

Research Products

Co-Researchers

Principal Investigator

Project Period (FY)

Research Category

Review Section

Research Institution

Principal Investigator

Project Period (FY)

Research Category

Review Section

Research Institution

Stacking methods with chip bridges for a building block computing systemPrincipal Investigator

Principal Investigator

Project Period (FY)

Research Category

Review Section

Research Institution

Principal Investigator

Project Period (FY)

Research Category

Review Section

Research Institution

Principal Investigator

Project Period (FY)

Research Category

Research Field

Research Institution

Principal Investigator

Project Period (FY)

Research Category

Research Field

Research Institution

A Study on Building-Block Computing Systems using Inductive Coupling InterconnectPrincipal Investigator

Principal Investigator

Project Period (FY)

Research Category

Research Field

Research Institution

Principal Investigator

Project Period (FY)

Research Category

Research Field

Research Institution

Principal Investigator

Project Period (FY)

Research Category

Research Field

Research Institution

Acceleration techniques for practical CFD packages using FPGAsPrincipal Investigator

Principal Investigator

Project Period (FY)

Research Category

Research Field

Research Institution

Principal Investigator

Project Period (FY)

Research Category

Research Field

Research Institution

Virtual Hardware Mechanism for dynamically reconfigurable devicesPrincipal Investigator

Principal Investigator

Project Period (FY)

Research Category

Research Field

Research Institution

Design and Implementation of Multistage Interconnection Network With Cache Coherent MechanismPrincipal Investigator

Principal Investigator

Project Period (FY)

Research Category

Research Field

Research Institution

SSS型MINにおけるメッセージ結合のスケジューリングPrincipal Investigator

Principal Investigator

Project Period (FY)

Research Category

Research Field

AMANO Hideharu 天野英晴

天野英晴