• Search Research Projects
  • Search Researchers
  • How to Use
  1. Back to previous page

Matsutani Hiroki  松谷 宏紀

ORCIDConnect your ORCID iD *help
… Alternative Names

MATSUTANI Hiroki  松谷 宏紀

Less
Researcher Number 70611135
Other IDs
Affiliation (Current) 2025: 慶應義塾大学, 理工学部(矢上), 教授
Affiliation (based on the past Project Information) *help 2022 – 2024: 慶應義塾大学, 理工学部(矢上), 教授
2016 – 2021: 慶應義塾大学, 理工学部(矢上), 准教授
2016: 慶應義塾大学, 理工学部(矢上), 講師
2015: 慶應義塾大学, 理工学部, 講師
2012: 慶應義塾大学, 理工学部, 専任講師
2011 – 2012: 慶應義塾大学, 理工学部, 講師
Review Section/Research Field
Principal Investigator
Computer system/Network
Except Principal Investigator
Computer system / Basic Section 60080:Database-related / Medium-sized Section 60:Information science, computer engineering, and related fields / Information network
Keywords
Principal Investigator
3次元積層 / メニーコア / NoC / ネットワーク / 計算機 / 3次元IC / ルーティング / Network-on-Chip / 結合網 / 計算機アーキテクチャ … More
Except Principal Investigator
… More 相互結合網 / 計算機システム / データシステム / データベース / トランザクション / 計算機アーキテクチャ / データセンター / フォトニックネットワーク / ハイパフォーマンス・コンピューティング / 高速アルゴリズム / ロボティクス / トランザクション処理 / 自律移動ロボット / アナリティクス / 障害回復 / 不揮発メモリ / ロギング / アクセラレータ / 機械学習 / Approximate コンピューティング / 計算機システム・ネットワーク / 光通信 / Approximateコンピューティング / 低電力アーキテクチャ / ヘテロジーニアスマルチコアプロセッサ / チップ間誘導結合 / 情報工学 / 性能、電力自動調整 / System In Package / コンピュータアーキテクチャ / 熱解析 / 電力制御 / チップ間ネットワーク / チップ間接続技術 / Approximate Computing / サーキットスイッチ / 光ネットワーク / 光インターコネクト / インターコネクト / 通信方式 / ポストムーア / 高性能計算 / トポロジー Less
  • Research Projects

    (8 results)
  • Research Products

    (51 results)
  • Co-Researchers

    (18 People)
  •  Fast Data System for Autonomous Mobile Robots

    • Principal Investigator
      川島 英之
    • Project Period (FY)
      2022 – 2024
    • Research Category
      Grant-in-Aid for Scientific Research (B)
    • Review Section
      Basic Section 60080:Database-related
    • Research Institution
      Keio University
  •  Uncertainty Tolerant Computing using Error-Prone High-Bandwidth Optical Communication

    • Principal Investigator
      Koibuchi Michihiro
    • Project Period (FY)
      2019 – 2022
    • Research Category
      Grant-in-Aid for Scientific Research (A)
    • Review Section
      Medium-sized Section 60:Information science, computer engineering, and related fields
    • Research Institution
      National Institute of Informatics
  •  Real-Time Data Kernel for Data Intensive Science

    • Principal Investigator
      KAWASHIMA Hideyuki
    • Project Period (FY)
      2019 – 2021
    • Research Category
      Grant-in-Aid for Scientific Research (B)
    • Review Section
      Basic Section 60080:Database-related
    • Research Institution
      Keio University
  •  Study of an architecture which leverages ultra-wide bandwidth I/O

    • Principal Investigator
      KUDO Tomohiro
    • Project Period (FY)
      2016 – 2018
    • Research Category
      Grant-in-Aid for Scientific Research (B)
    • Research Field
      Computer system
    • Research Institution
      The University of Tokyo
  •  A Study on Approximate-Computing Networks

    • Principal Investigator
      KOIBUCHI Michihiro
    • Project Period (FY)
      2016 – 2018
    • Research Category
      Grant-in-Aid for Scientific Research (B)
    • Research Field
      Information network
    • Research Institution
      National Institute of Informatics
  •  Low-Latency Green Interconnects using Random Shortcuts and Optical Communication Technology

    • Principal Investigator
      Koibuchi Michihiro
    • Project Period (FY)
      2013 – 2015
    • Research Category
      Grant-in-Aid for Scientific Research (B)
    • Research Field
      Computer system
    • Research Institution
      National Institute of Informatics
  •  A Study on Building-Block Computing Systems using Inductive Coupling Interconnect

    • Principal Investigator
      Hideharu Amano
    • Project Period (FY)
      2013 – 2017
    • Research Category
      Grant-in-Aid for Scientific Research (S)
    • Research Field
      Computer system
    • Research Institution
      Keio University
  •  Optimization Techniques for Wireless 3-D Network-on-ChipsPrincipal Investigator

    • Principal Investigator
      MATSUTANI Hiroki
    • Project Period (FY)
      2011 – 2012
    • Research Category
      Grant-in-Aid for Research Activity Start-up
    • Research Field
      Computer system/Network
    • Research Institution
      Keio University

All 2022 2021 2020 2019 2018 2017 2016 2015 2014 2013 2012 Other

All Journal Article Presentation Patent

  • [Journal Article] A Packet Routing using Lightweight Reinforcement Learning Based on Online Sequential Learning2022

    • Author(s)
      Nemoto Kenji、Matsutani Hiroki
    • Journal Title

      Tenth International Symposium on Computing and Networking Workshops (CANDARW)

      Volume: - Pages: 76-82

    • DOI

      10.1109/candarw57323.2022.00081

    • Peer Reviewed / Open Access
    • Data Source
      KAKENHI-PROJECT-19H01106
  • [Journal Article] An In-Network Parameter Aggregation using DPDK for Multi-GPU Deep Learning2021

    • Author(s)
      Furukawa Masaki、Itsubo Tomoya、Matsutani Hiroki
    • Journal Title

      International Journal of Networking and Computing

      Volume: 11 Issue: 2 Pages: 516-532

    • DOI

      10.15803/ijnc.11.2_516

    • NAID

      130008063312

    • ISSN
      2185-2839, 2185-2847
    • Language
      English
    • Peer Reviewed / Open Access
    • Data Source
      KAKENHI-PROJECT-19H01106
  • [Journal Article] An FPGA-Based Optimizer Design for Distributed Deep Learning with Multiple GPUs2021

    • Author(s)
      ITSUBO Tomoya、KOIBUCHI Michihiro、AMANO Hideharu、MATSUTANI Hiroki
    • Journal Title

      IEICE Trans. Inf. & Syst.

      Volume: E104.D Issue: 12 Pages: 2057-2067

    • DOI

      10.1587/transinf.2021PAP0008

    • NAID

      130008123386

    • ISSN
      0916-8532, 1745-1361
    • Year and Date
      2021-12-01
    • Language
      English
    • Peer Reviewed / Open Access
    • Data Source
      KAKENHI-PROJECT-19H01106
  • [Journal Article] A Generalized Theory Based on the Turn Model for Deadlock-Free Irregular Networks2020

    • Author(s)
      KAWANO Ryuta、YASUDO Ryota、MATSUTANI Hiroki、KOIBUCHI Michihiro、AMANO Hideharu
    • Journal Title

      IEICE Trans. Inf. & Syst.

      Volume: E103.D Issue: 1 Pages: 101-110

    • DOI

      10.1587/transinf.2018EDP7367

    • NAID

      130007779070

    • ISSN
      0916-8532, 1745-1361
    • Year and Date
      2020-01-01
    • Language
      English
    • Peer Reviewed
    • Data Source
      KAKENHI-PROJECT-19H01106
  • [Journal Article] An In-Network Parameter Aggregation using DPDK for Multi-GPU Deep Learning2020

    • Author(s)
      Masaki Furukawa, Tomoya Itsubo, Hiroki Matsutani
    • Journal Title

      Proc. of the 8th International Symposium on Computing and Networking (CANDAR'20)

      Volume: - Pages: 108-114

    • DOI

      10.1109/candar51075.2020.00021

    • NAID

      130008063312

    • Peer Reviewed / Open Access
    • Data Source
      KAKENHI-PROJECT-19H01106
  • [Journal Article] Designing low‐diameter interconnection networks with multi‐ported host‐switch graphs2020

    • Author(s)
      Yasudo Ryota、Nakano Koji、Koibuchi Michihiro、Matsutani Hiroki、Amano Hideharu
    • Journal Title

      Concurrency and Computation: Practice and Experience

      Volume: e6115 Issue: 11 Pages: 1-17

    • DOI

      10.1002/cpe.6115

    • Peer Reviewed / Open Access
    • Data Source
      KAKENHI-PROJECT-20K19770, KAKENHI-PROJECT-19H01106
  • [Journal Article] Accelerating Deep Learning using Multiple GPUs and FPGA-Based 10GbE Switch2020

    • Author(s)
      Tomoya Itsubo, Michihiro Koibuchi, Hideharu Amano, Hiroki Matsutani
    • Journal Title

      The Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP 2020)

      Volume: - Pages: 102-109

    • Peer Reviewed
    • Data Source
      KAKENHI-PROJECT-19H01106
  • [Journal Article] A Hardware-Based Caching System on FPGA NIC for Blockchain2018

    • Author(s)
      Yuma Sakakibara, Shin Morishima, Kohei Nakamura, Hiroki Matsutani
    • Journal Title

      IEICE Trans. Inf. & Syst.

      Volume: E101.D Issue: 5 Pages: 1350-1360

    • DOI

      10.1587/transinf.2017EDP7290

    • NAID

      130006729752

    • ISSN
      0916-8532, 1745-1361
    • Year and Date
      2018-05-01
    • Language
      English
    • Peer Reviewed
    • Data Source
      KAKENHI-PROJECT-16H02793
  • [Journal Article] Proxy Responses by FPGA-Based Switch for MapReduce Stragglers2018

    • Author(s)
      Koya Mitsuzuka, Michihiro Koibuchi, Hideharu Amano, Hiroki Matsutani
    • Journal Title

      IEICE Trans. Inf. & Syst.

      Volume: E101.D Issue: 9 Pages: 2258-2268

    • DOI

      10.1587/transinf.2017EDP7287

    • NAID

      130007479659

    • ISSN
      0916-8532, 1745-1361
    • Year and Date
      2018-09-01
    • Language
      English
    • Peer Reviewed / Open Access
    • Data Source
      KAKENHI-PROJECT-16H02816
  • [Journal Article] Escalator Network for a 3D Chip Stack with Inductive Coupling ThruChip Interface2018

    • Author(s)
      Akio Nomura, Yusuke Matsushita, Junichiro Kadomoto, Hiroki Matsutani, Tadahiro Kuroda, Hideharu Amano
    • Journal Title

      International Journal of Network and Computing

      Volume: Vol.8 No.1

    • NAID

      130006309780

    • Peer Reviewed / Open Access
    • Data Source
      KAKENHI-PROJECT-25220002
  • [Journal Article] Low-Reliable Low-Latency Networks Optimized for HPC Parallel Applications2018

    • Author(s)
      Truong Thao Nguyen, Hiroki Matsutani, Michihiro Koibuchi
    • Journal Title

      Proc. of the 17th IEEE International Symposium on Network Computing and Applications (NCA)

      Volume: - Pages: 1-10

    • DOI

      10.1109/nca.2018.8548063

    • Peer Reviewed
    • Data Source
      KAKENHI-PROJECT-16H02816
  • [Journal Article] In-Switch Approximate Processing: Delayed Tasks Management for MapReduce Applications2017

    • Author(s)
      Koya Mitsuzuka, Ami Hayashi, Michihiro Koibuchi, Hideharu Amano, Hiroki Matsutani,
    • Journal Title

      Proc. of the 27th International Conference on Field-Programmable Logic and Applications (FPL'17)

      Volume: 1 Pages: 1-4

    • DOI

      10.23919/fpl.2017.8056802

    • Peer Reviewed
    • Data Source
      KAKENHI-PROJECT-16H02816
  • [Journal Article] HiRy: An Advanced Theory on Design of Deadlock-free Adaptive Routing for Arbitrary Topologies2017

    • Author(s)
      Ryuta Kawano, Ryota Yasudo, Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano
    • Journal Title

      Proc. of the IEEE 23rd International Conference on Parallel and Distributed Systems (ICPADS’17)

      Volume: - Pages: 664-673

    • DOI

      10.1109/icpads.2017.00091

    • Peer Reviewed
    • Data Source
      KAKENHI-PROJECT-16H02793
  • [Journal Article] Scalable Networks-on-Chip with Elastic Links Demarcated by Decentralized Routers2017

    • Author(s)
      Yasudo Ryota、Matsutani Hiroki、Koibuchi Michihiro、Amano Hideharu、Nakamura Tadao
    • Journal Title

      IEEE Transactions on Computers

      Volume: 66 Issue: 4 Pages: 702-716

    • DOI

      10.1109/tc.2016.2606597

    • Peer Reviewed
    • Data Source
      KAKENHI-PROJECT-25220002
  • [Journal Article] Efficient 3-D Bus Architectures for Inductive-Coupling ThruChip Interfaces,2016

    • Author(s)
      T.Kagami, H.Matsutani, M.Koibuchi, Y.Take, T.Kuroda, H.Amano
    • Journal Title

      IEEE Transactions on VLSI Systems

      Volume: Vol.24, No.2 Issue: 2 Pages: 493-506

    • DOI

      10.1109/tvlsi.2015.2418216

    • Peer Reviewed / Open Access
    • Data Source
      KAKENHI-PROJECT-25220002
  • [Journal Article] Optical network technologies for HPC: computer-architects point of view2016

    • Author(s)
      Michihiro Koibuchi, Ikki Fujiwara, Kiyo Ishii,Shu Namiki, Fabien Chaix, Hiroki Matsutani, Hideharu Amano, Tomohiro Kudoh,
    • Journal Title

      IEICE Electron. Express

      Volume: 13 Issue: 6 Pages: 20152007-20152007

    • DOI

      10.1587/elex.13.20152007

    • NAID

      130005139723

    • ISSN
      1349-2543
    • Language
      English
    • Acknowledgement Compliant / Open Access / Int'l Joint Research
    • Data Source
      KAKENHI-PROJECT-25280018
  • [Journal Article] Novel Chips Stacking Methods to Extend Both Horizontally and Vertically for Many-Core Architectures with ThrouChip Interface2016

    • Author(s)
      H.Nakahara, T.Ozaki, H.Matsutani, K.Usami, H.Amano
    • Journal Title

      IEICE Trans. on Information and Systems

      Volume: E99-D, No.12 Pages: 2871-2880

    • NAID

      130005170939

    • Peer Reviewed / Acknowledgement Compliant / Open Access
    • Data Source
      KAKENHI-PROJECT-25220002
  • [Journal Article] Multi-Voltage Variable Pipeline Routers with the Same Clock Frequency for Low-Power Network-on-Chips Sytems2016

    • Author(s)
      A.B.Armed, H.Matsutani, M.Koibichi, K.Usami, H.Amano
    • Journal Title

      IEICE Trans. on Electronics

      Volume: E99-C, No.8 Pages: 909-917

    • Peer Reviewed / Acknowledgement Compliant / Open Access
    • Data Source
      KAKENHI-PROJECT-25220002
  • [Journal Article] Augmenting Low-latency HPC Network with Free-space Optical Links2015

    • Author(s)
      Ikki Fujiwara, Michihiro Koibuchi. Tomoya Ozaki, Hiroki Matsutani, Henri Casanova
    • Journal Title

      The 21st IEEE International Symposium on High Performance Computer Architecture (HPCA)

      Volume: 1 Pages: 390-401

    • DOI

      10.1109/hpca.2015.7056049

    • Peer Reviewed / Acknowledgement Compliant / Open Access
    • Data Source
      KAKENHI-PROJECT-25280018, KAKENHI-PROJECT-25730068
  • [Journal Article] 複数コアリンクを用いた低遅延オンチップトポロジーに関する研究2014

    • Author(s)
      河野 隆太, 藤原 一毅, 松谷 宏紀, 天野 英晴, 鯉渕 道紘
    • Journal Title

      電子情報通信学会論文誌D

      Volume: J97-D, No.3 Pages: 601-613

    • NAID

      110009804348

    • Peer Reviewed
    • Data Source
      KAKENHI-PROJECT-25220002
  • [Journal Article] Dynamic Power Consumption Optimization for Inductive-Coupling based Wireless 3D NoCs2014

    • Author(s)
      H.Zhang, H.Matsutani, M.Koibuchi, H.Amano
    • Journal Title

      IPSJ Transactions on System LSI Design Methodology

      Volume: 7 Issue: 0 Pages: 27-36

    • DOI

      10.2197/ipsjtsldm.7.27

    • NAID

      130003394411

    • ISSN
      1882-6687
    • Language
      English
    • Peer Reviewed
    • Data Source
      KAKENHI-PROJECT-25220002
  • [Journal Article] 光サーキットの補助による低遅延性及びトポロジ内包性・分割性をもつネットワーク2014

    • Author(s)
      河野隆太、 藤原一毅、 松谷宏紀、 天野英晴、 鯉渕道紘
    • Journal Title

      電子情報通信学会技術研究報告

      Volume: 114, No.155 Pages: 61-66

    • Acknowledgement Compliant
    • Data Source
      KAKENHI-PROJECT-25280018
  • [Journal Article] Swap-and-randomize: A Method for Building Low-latency HPC Interconnects2014

    • Author(s)
      Ikki Fujiwara, Michihiro Koibuchi, Hiroki Matsutani, Henri Casanova
    • Journal Title

      IEEE Transactions on Parallel and Distributed Systems

      Volume: No.1,PrePrint Issue: 7 Pages: 1-1

    • DOI

      10.1109/tpds.2014.2340863

    • Peer Reviewed / Acknowledgement Compliant
    • Data Source
      KAKENHI-PROJECT-25280018, KAKENHI-PROJECT-25730068
  • [Journal Article] 光サーキットの補助的利用による高いトポロジ内包性を持つHPCインターコネクト2014

    • Author(s)
      河野隆太, 藤原一毅,松谷宏紀,天野英晴,鯉渕道紘
    • Journal Title

      電子情報通信学会技術研究報告

      Volume: CPSY-2013-111 Pages: 253-258

    • Data Source
      KAKENHI-PROJECT-25280018
  • [Journal Article] Skywalk: a Topology for HPC Networks with Low-delay Switches2014

    • Author(s)
      Ikki Fujiwara, Michihiro Koibuchi, Hiroki Matsutani, Henri Casanova
    • Journal Title

      The 28th IEEE International Parallel & Distributed Processing Symposium

      Volume: 1

    • Peer Reviewed
    • Data Source
      KAKENHI-PROJECT-25280018
  • [Journal Article] A Scalable 3D Heterogeneous Multicore with an Inductive ThruChip Interface 3D NoC2013

    • Author(s)
      N.Miura, Y.Koizumi, Y.Take, H.Matsutani, T.Kuroda, H.Amano, R.Sakamoto, M.Namiki, K.Usami, M.Kondo, H.Nakamura
    • Journal Title

      IEEE Micro

      Volume: Vol.33, Issue 6 Issue: 1 Pages: 6-15

    • DOI

      10.1109/mm.2013.12

    • Peer Reviewed
    • Data Source
      KAKENHI-PROJECT-25220002
  • [Journal Article] Vertical Link On/Off Regulations for Inductive-Coupling Based Wireless 3-D NoCs2013

    • Author(s)
      H.Zhang, H.Matsutani, Y.Take, T.Kuroda, H.Amano
    • Journal Title

      IEICE Trans. Inf. & Syst.

      Volume: E96.D Issue: 12 Pages: 2753-2764

    • DOI

      10.1587/transinf.E96.D.2753

    • NAID

      130003385446

    • ISSN
      0916-8532, 1745-1361
    • Language
      English
    • Peer Reviewed
    • Data Source
      KAKENHI-PROJECT-25220002
  • [Journal Article] 3-D NoC with Inductive-Coupling Links for Building-Block SiPs2012

    • Author(s)
      Yasuhiro Take
    • Journal Title

      IEEE Transactions on Computers (TC)

      Volume: (掲載決定) Issue: 3 Pages: 748-763

    • DOI

      10.1109/tc.2012.249

    • Peer Reviewed / Open Access
    • Data Source
      KAKENHI-PROJECT-12J06775, KAKENHI-PROJECT-23800053, KAKENHI-PROJECT-25220002
  • [Patent] 三次元集積電気回路の配線構造及びそのレイアウト方法2012

    • Inventor(s)
      鯉渕 道紘、松谷 宏紀
    • Industrial Property Rights Holder
      大学共同利用機関法人情報・システム研究機構
    • Filing Date
      2012-06-29
    • Data Source
      KAKENHI-PROJECT-23800053
  • [Presentation] dsODENet: Neural ODE and Depthwise Separable Convolution for Domain Adaptation on FPGAs2022

    • Author(s)
      Hiroki Kawakami, Hirohisa Watanabe, Keisuke Sugiura, Hiroki Matsutani
    • Organizer
      30th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP'22)
    • Int'l Joint Research
    • Data Source
      KAKENHI-PROJECT-19H04117
  • [Presentation] An FPGA-Based On-Device Reinforcement Learning Approach using Online Sequential Learning2021

    • Author(s)
      Hirohisa Watanabe, Mineto Tsukada, Hiroki Matsutani
    • Organizer
      35th IEEE International Parallel and Distributed Processing Symposium (IPDPS'21) Workshops
    • Int'l Joint Research
    • Data Source
      KAKENHI-PROJECT-19H04117
  • [Presentation] バイパシングによる低遅延メモリパケットネットワーク2020

    • Author(s)
      四釜 快弥 , 河野 隆太 , アクラムベン アメド , 松谷 宏紀 , 鯉渕 道紘, 天野 英晴
    • Organizer
      研究報告システム・アーキテクチャ(ARC),2020-ARC-240(2),pp.1-6
    • Data Source
      KAKENHI-PROJECT-19H01106
  • [Presentation] An Edge Attribute-wise Partitioning and Distributed Processing of R-GCN using GPUs2020

    • Author(s)
      Tokio Kibata, Mineto Tsukada, Hiroki Matsutani
    • Organizer
      26th International European Conference on Parallel and Distributed Computing (Euro-Par'20) Workshops (HeteroPar'20)
    • Int'l Joint Research
    • Data Source
      KAKENHI-PROJECT-19H04117
  • [Presentation] Infinibandネットワークでのデッドロックフリーな階層型ルーティング2019

    • Author(s)
      河野隆太, 松谷宏紀, 鯉渕道紘, 天野英晴
    • Organizer
      信学技報, vol.119, no.147, CPSY2019-28, pp.147-152
    • Data Source
      KAKENHI-PROJECT-19H01106
  • [Presentation] HiRy: An advanced theory on design of deadlock-free adaptive routing for arbitrary toplogies2017

    • Author(s)
      R.Kawano, R.Yasudo, H.Matsutani, M.Koibuchi, H.Amano
    • Organizer
      IEEE 23rd International Conference on Parallel and Distributed Systems
    • Int'l Joint Research
    • Data Source
      KAKENHI-PROJECT-25220002
  • [Presentation] 3D layout of Spindergon, Flattened Butterfly and Dragonfly on a chip stack with inductive coupling through chip interface2017

    • Author(s)
      H.Nakahara, R.Yasudo, H.Matsutani, H.Amano, H.Koibuchi
    • Organizer
      The 14th International Symposium on Pervasive Systems, Algorithms and Networks
    • Int'l Joint Research
    • Data Source
      KAKENHI-PROJECT-25220002
  • [Presentation] High-Bandwidth Low-Latency Approximate Interconnection Networks2017

    • Author(s)
      Daichi Fujiki, Kiyo Ishii, Ikki Fujiwara, Hiroki Matsutani, Hideharu Amano , Henri Casanova, Michihiro Koibuchi
    • Organizer
      The International Symposium on High-Performance Computer Architecture(HPCA)
    • Place of Presentation
      オースチン,米国
    • Year and Date
      2017-02-04
    • Int'l Joint Research
    • Data Source
      KAKENHI-PROJECT-16H02816
  • [Presentation] Building Block multi-chip systems using inductive coupling through chip interface2017

    • Author(s)
      H.Amano, T.Kuroda, H.Nakamura, K.Usami, M.Kondo, H.Matsutani, M.Namiki
    • Organizer
      International SoC Design Conference
    • Invited / Int'l Joint Research
    • Data Source
      KAKENHI-PROJECT-25220002
  • [Presentation] Order/Radix Problem: Toward Low End-to-End Latency Interconnection Network2017

    • Author(s)
      R.Yasudo, M.Koibuchi, K.Nakano, H.Matsutani, H.Amano
    • Organizer
      48th Internaional Conference on Parallel Processing
    • Int'l Joint Research
    • Data Source
      KAKENHI-PROJECT-25220002
  • [Presentation] Design and Implementation of Hardware Cache Mechanism and NIC for Column-Oriented Databases2016

    • Author(s)
      Akihiko Hamada, Hiroki Matsutani
    • Organizer
      Proc. of the 11th International Conference on ReConFigurable Computing and FPGAs (ReConFig'16)
    • Place of Presentation
      Cancun, Mexico
    • Year and Date
      2016-11-30
    • Int'l Joint Research
    • Data Source
      KAKENHI-PROJECT-16H02816
  • [Presentation] 高性能計算システムのためのApproximate Computing ネットワーク2016

    • Author(s)
      鯉渕 道紘,藤木 大地,石井 紀代, 藤原 一毅,松谷 宏紀,天野 英晴
    • Organizer
      組込み技術とネットワークに関するワークショップ ETNET2016
    • Place of Presentation
      長崎県福江市福江文化会館
    • Year and Date
      2016-03-25
    • Data Source
      KAKENHI-PROJECT-25280018
  • [Presentation] An FPGA-Based Low-Latency Network Processing for Spark Streaming2016

    • Author(s)
      Kohei Nakamura, Ami Hayashi, Hiroki Matsutani
    • Organizer
      4th IEEE International Conference on Big Data (BigData'16) Workshops / the 1st Workshop on Real-Time and Stream Analytics in Big Data
    • Place of Presentation
      Washington D.C., (米国)
    • Int'l Joint Research
    • Data Source
      KAKENHI-PROJECT-16H02793
  • [Presentation] オフチップ相互結合網向け不規則トポロジのための容易に実装可能なルーティングアルゴリズム2016

    • Author(s)
      河野 隆太, 中原 浩, 藤原 一毅, 松谷 宏紀, 天野 英晴, 鯉渕 道紘
    • Organizer
      情報処理学会第78 回全国大会
    • Place of Presentation
      神奈川県横浜市(慶應義塾大学)
    • Year and Date
      2016-03-10
    • Data Source
      KAKENHI-PROJECT-25280018
  • [Presentation] Inductive-Coupling 3D Wireless NoC Designs2016

    • Author(s)
      H.Matsutani
    • Organizer
      The 29th International Conference on VLSI Design
    • Place of Presentation
      Kolkata India
    • Year and Date
      2016-01-03
    • Invited / Int'l Joint Research
    • Data Source
      KAKENHI-PROJECT-25220002
  • [Presentation] 3D WiNoC Architectures (Tutorial)2014

    • Author(s)
      Hiroki Matsutani
    • Organizer
      Design, Automation, and Test in Europe Conference(DATE2014)
    • Place of Presentation
      Dresden, Germany
    • Invited
    • Data Source
      KAKENHI-PROJECT-25220002
  • [Presentation] Low-Latency Wireless 3D NoCs via Randomized Shortcut Chips2014

    • Author(s)
      Hiroki Matsutani
    • Organizer
      Design, Automation, and Test in Europe Conference (DATE14)
    • Place of Presentation
      Dresden, Germany
    • Data Source
      KAKENHI-PROJECT-25220002
  • [Presentation] A Case for Wireless 3D NoCs for CMPs2013

    • Author(s)
      Hiroki Matsutani, Paul Bogdan, Radu Marculescu, Yasuhiro Take, Daisuke Sasaki, Hao Zhang, Michihiro Koibuchi, Tadahiro Kuroda, Hideharu Amano
    • Organizer
      Wireless 3D NoCs for CMPs", Proc. of the 18th Asia and South Pacific Design Automation Conference (ASP-DAC'13)
    • Place of Presentation
      Yokohama
    • Data Source
      KAKENHI-PROJECT-23800053
  • [Presentation] A Case for Wireless 3D NoCs for CMPs2013

    • Author(s)
      Hiroki Matsutani
    • Organizer
      18th Asia and South Pacific Design Automation Conference (ASP-DAC'13)
    • Place of Presentation
      Yokohama
    • Data Source
      KAKENHI-PROJECT-23800053
  • [Presentation] A Multi-Vdd Dynamic Variable-Pipeline On-Chip Router for CMPs2012

    • Author(s)
      Hiroki Matsutani, Yuto Hirata, Michihiro Koibuchi, Kimiyoshi Usami, Hiroshi Nakamura, Hideharu Amano
    • Organizer
      Proc. of the 17th Asia and South Pacific Design Automation Conference (ASP-DAC'12)
    • Place of Presentation
      Sydney, Australia
    • Data Source
      KAKENHI-PROJECT-23800053
  • [Presentation] A Multi-Vdd Dynamic Variable-Pipeline On-Chip Router for CMPs2012

    • Author(s)
      Hiroki Matsutani, et.al.
    • Organizer
      Asia and South Pacific Design Automation Conference (ASP-DAC'12)
    • Place of Presentation
      Sydney, Australia
    • Year and Date
      2012-02-01
    • Data Source
      KAKENHI-PROJECT-23800053
  • [Presentation] Augmenting Low-latency HPC Network with Free-space Optical Links

    • Author(s)
      Ikki Fujiwara, Michihiro Koibuchi. Tomoya Ozaki, Hiroki Matsutani, Henri Casanova
    • Organizer
      The 21st IEEE International Symposium on High Performance Computer Architecture (HPCA)
    • Place of Presentation
      Burlingame, CA
    • Year and Date
      2015-02-07 – 2015-02-11
    • Data Source
      KAKENHI-PROJECT-25280018
  • 1.  AMANO Hideharu (60175932)
    # of Collaborated Projects: 4 results
    # of Collaborated Products: 19 results
  • 2.  Koibuchi Michihiro (40413926)
    # of Collaborated Projects: 4 results
    # of Collaborated Products: 15 results
  • 3.  ISHII Kiyo (90612177)
    # of Collaborated Projects: 4 results
    # of Collaborated Products: 2 results
  • 4.  KUDOH Tomohiro (00234451)
    # of Collaborated Projects: 2 results
    # of Collaborated Products: 0 results
  • 5.  NAMIKI Shu (30415723)
    # of Collaborated Projects: 2 results
    # of Collaborated Products: 0 results
  • 6.  KAWASHIMA Hideyuki (90407148)
    # of Collaborated Projects: 2 results
    # of Collaborated Products: 0 results
  • 7.  藤原 靖宏 (70837971)
    # of Collaborated Projects: 2 results
    # of Collaborated Products: 0 results
  • 8.  FUJIWARA Ikki (90648023)
    # of Collaborated Projects: 1 results
    # of Collaborated Products: 8 results
  • 9.  高野 了成 (10509516)
    # of Collaborated Projects: 1 results
    # of Collaborated Products: 0 results
  • 10.  並木 美太郎 (10208077)
    # of Collaborated Projects: 1 results
    # of Collaborated Products: 2 results
  • 11.  中村 宏 (20212102)
    # of Collaborated Projects: 1 results
    # of Collaborated Products: 3 results
  • 12.  宇佐美 公良 (20365547)
    # of Collaborated Projects: 1 results
    # of Collaborated Products: 4 results
  • 13.  近藤 正章 (30376660)
    # of Collaborated Projects: 1 results
    # of Collaborated Products: 2 results
  • 14.  黒田 忠広 (50327681)
    # of Collaborated Projects: 1 results
    # of Collaborated Products: 4 results
  • 15.  中野 浩嗣 (30281075)
    # of Collaborated Projects: 1 results
    # of Collaborated Products: 0 results
  • 16.  大矢 晃久 (30241798)
    # of Collaborated Projects: 1 results
    # of Collaborated Products: 0 results
  • 17.  萬 礼応 (40781159)
    # of Collaborated Projects: 1 results
    # of Collaborated Products: 0 results
  • 18.  安戸 僚汰
    # of Collaborated Projects: 0 results
    # of Collaborated Products: 1 results

URL: 

Are you sure that you want to link your ORCID iD to your KAKEN Researcher profile?
* This action can be performed only by the researcher himself/herself who is listed on the KAKEN Researcher’s page. Are you sure that this KAKEN Researcher’s page is your page?

この研究者とORCID iDの連携を行いますか?
※ この処理は、研究者本人だけが実行できます。

Information User Guide FAQ News Terms of Use Attribution of KAKENHI

Powered by NII kakenhi